Issues: uwsampl/churchroad
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Reg takes an inconsistent number of args -- does it take the clock or not?
#75
opened May 16, 2024 by
gussmith23
Fix module instantiation compilation in Yosys Churchroad backend
#63
opened May 3, 2024 by
gussmith23
If Verilog variables include keywords - it'll cause an Egglog syntax error.
#61
opened May 3, 2024 by
thiskappaisgrey
Make it easier to correspond between verilog and egglog via variable names
#56
opened May 2, 2024 by
gussmith23
Document how to use Yosys plugin to import things to Churchroad
#29
opened Apr 9, 2024 by
gussmith23
Executing
splice; splitnets -driver; clean
in write_churchroad
may be a Yosys antipattern
#21
opened Apr 1, 2024 by
gussmith23
Add end-to-end tests: Verilog -> Churchroad (via Yosys plugin) -> running with egglog
#8
opened Feb 21, 2024 by
gussmith23
Previous Next
ProTip!
Type g i on any issue or pull request to go back to the issue listing page.