Final project: Tic-tac-toe on VGA monitor. ENGS31/CS56 Digital Electronics @ Dartmouth.
-
Updated
Dec 12, 2022 - VHDL
Final project: Tic-tac-toe on VGA monitor. ENGS31/CS56 Digital Electronics @ Dartmouth.
an RTL circuit that sorts the integer values in a momory unit connected with (almost) AXI-Lite
Simple RTL model for Interger Numbers Calculation using RAM and 7 Segment Display.
Projects showcase
Integration of Arty A7-100T with BME280 Pressure Sensor for Pressure Sensing and FPGA Testing
The computational speed of the dadda multiplier can be enhanced by partitioning the partial products. In process to achieve low power we have considered pass transistor for logical implementation.
Integration of Arty A7-100T with MPU-6050 Gyroscope Sensor for Motion Sensing and FPGA Testing
RTL Design of AXI4 Bus Protocol followed by AXI4-Lite Bus Protocol and Handshaking Communication Principle
A MIPS Processor Based on Tomasulo Algorithm
Here i develop virtual computer machine starting from Nand gates and finishing at implementing working Tetris game.
Processor Design of RV32I Single Cycle CPU
RTL code of an 8-bit CPU designed in Verilog with a separate file for each module.
Processor Design of RV32I 5-Stage Pipelined CPU
Single-page application of programming courses using React with a panel and login page
This project implements a SPI (Serial Peripheral Interface) slave module with a single port RAM block. The SPI slave module receives data from a master device and communicates with the single port RAM to store and retrieve data.
Design of a BIST module for RISC-V fault testing
Advanced Pheripheral Bus design using verilog HDL
RTL Design of Serial Peripheral Interface
RTL Design of Universal Asynchronous Receiver-Transmitter
RTL Design of Inter-Integrated Circuit
Add a description, image, and links to the rtl-design topic page so that developers can more easily learn about it.
To associate your repository with the rtl-design topic, visit your repo's landing page and select "manage topics."