Skip to content

Issues: riscv/sail-riscv

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

89 Open 111 Closed
89 Open 111 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

vsetvli vector tail agnostic and vector mask agnostic operands are mandatory
#489 opened May 23, 2024 by ThinkOpenly
7
Sail-riscv uses only 1 cpu thread at a time thus slowing down the compilaton.
#487 opened May 23, 2024 by Mudassir10X
Store conditional speculative failures can happen too early
#485 opened May 22, 2024 by Timmmm
VM code doesn't check reserved bits of PTEs are zero bug Something isn't working configuration Additional configuration settings needed for the model
#457 opened Apr 24, 2024 by Timmmm
5
OpenOCD/GDB Support enhancement New feature or request
#453 opened Apr 17, 2024 by TimMThomas
5
Implicit CSR writes are not logged
#450 opened Apr 15, 2024 by allenjbaum
18
Implementing callbacks in sail-riscv for state-changing events enhancement New feature or request refactor Code clean up
#449 opened Apr 12, 2024 by kseniadobrovolskaia
1
Use newtype for physical and virtual addresses refactor Code clean up
#434 opened Mar 18, 2024 by Timmmm
Use result type instead of MemoryOpResult, TR_Result, and PTW_Result refactor Code clean up
#433 opened Mar 15, 2024 by Timmmm
9
Refactor duplicated floating point code for 16/32/64 bit floats refactor Code clean up
#432 opened Mar 13, 2024 by Timmmm
1
Remove redundant match expressions for word width refactor Code clean up
#429 opened Mar 11, 2024 by Timmmm
Switch forall to ranges/sets refactor Code clean up
#426 opened Mar 5, 2024 by Timmmm
6
Support for SystemVerilog compilation using sail -sv enhancement New feature or request
#424 opened Mar 4, 2024 by torjeikenes
7
Remove etc directory refactor Code clean up
#418 opened Feb 29, 2024 by Timmmm
Remove instbits refactor Code clean up
#412 opened Feb 23, 2024 by Timmmm
4
CSRs should use scattered functions refactor Code clean up
#410 opened Feb 19, 2024 by Timmmm
2
Add comment explaining why the model doesn't use vectors for registers refactor Code clean up
#409 opened Feb 19, 2024 by Timmmm
2
Incremental OCaml builds don't work bug Something isn't working
#407 opened Feb 12, 2024 by Timmmm
1
is_CSR_defined has redundant privilege mode checks refactor Code clean up
#402 opened Feb 6, 2024 by Timmmm
1
Optimization question Further information is requested
#401 opened Feb 5, 2024 by M20M19
4
Another vector test suite, maybe add this to CI? configuration Additional configuration settings needed for the model enhancement New feature or request
#391 opened Jan 18, 2024 by cfbolz
Logging state changes enhancement New feature or request refactor Code clean up
#390 opened Jan 16, 2024 by allenjbaum
2
More rigorous handling of reset bug Something isn't working refactor Code clean up
#383 opened Jan 4, 2024 by Timmmm
4
Note on software structure
#382 opened Jan 3, 2024 by martinberger
7
32-bit vs. 34-bit physical addresses in RV32 (without/with Sv32) bug Something isn't working
#378 opened Dec 18, 2023 by rsnikhil
5
ProTip! Updated in the last three days: updated:>2024-05-31.