Skip to content

Issues: riscv/riscv-isa-manual

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

169 Open 592 Closed
169 Open 592 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Wavedrom encodings are inconsistently formatted
#1430 opened May 28, 2024 by christian-herber-nxp
11
Publish nightly draft to RISC-V's Github Pages
#1427 opened May 24, 2024 by VitalyAnkh
1
Mandatory operands for vsetvli, vsetivli could be better explained
#1425 opened May 23, 2024 by ThinkOpenly
2
What will happen if a hart executes sinval.vma with no fence before sfence.w.inval
#1423 opened May 23, 2024 by huxuan0307
1
Sstc description hasn't been merged well
#1418 opened May 20, 2024 by tariqkurd-repo
@gfavor
2
PMM field in mseccfg register
#1407 opened May 14, 2024 by atishp04
1
Fix table issues Good First Issue This label indicates an issue that is well suited for a new contributor to tackle.
#1403 opened May 14, 2024 by kersten1
1
Should Vector chapter version be bumped to 2.0?
#1402 opened May 14, 2024 by wmat
2
RISC-V Specifications page is confusing/incorrect?
#1400 opened May 13, 2024 by TommyMurphyTM1234
7
Add links / tags for each statement
#1397 opened May 11, 2024 by Timmmm
Don't write in prose
#1396 opened May 11, 2024 by Timmmm
8
Merge privileged and unprivileged specs
#1395 opened May 11, 2024 by Timmmm
Do the following PMA changes of implicit PTE access need xFENCE to synchronize?
#1392 opened May 10, 2024 by terranfund
3
Semantics of using reserved encodings; constraints on unspecified behavior
#1389 opened May 8, 2024 by aswaterman
Realign bytefield images Good First Issue This label indicates an issue that is well suited for a new contributor to tackle.
#1386 opened May 7, 2024 by kersten1
does Xtvec need to support all invalid adddresses?
#1385 opened May 7, 2024 by tariqkurd-repo
4
How to clear hvip.VSEIP when hvip.VSEIP is asserted and VS-level exteranl interrupt is delegated to VS-mode？
#1384 opened May 6, 2024 by jinyinghan324
2
Zcmp depends on ABI register names, which are no longer introduced in unprivileged manual
#1376 opened Apr 30, 2024 by christian-herber-nxp
1
Plans for SAIL code integration?
#1369 opened Apr 28, 2024 by camel-cdr
2
ISA Specification Consolidation - review comment on volumes 1 and 2 menvcfg register information consistency
#1366 opened Apr 26, 2024 by dbrash
7
Add appendix of every instruction in alphabetical order
#1361 opened Apr 24, 2024 by james-ball-qualcomm
Too many chapters
#1360 opened Apr 24, 2024 by james-ball-qualcomm
2
Rules for CSR and register usage
#1355 opened Apr 18, 2024 by kersten1
11
Inconsistency for Shift instructions in RV64I
#1349 opened Apr 16, 2024 by ksungkeun84
4
Fields encoding in sip/sie Csr Register
#1347 opened Apr 14, 2024 by Omarezz123
ProTip! Adding no:label will show everything without a label.