Skip to content

Issues: riscv/riscv-debug-spec

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

46 Open 362 Closed
46 Open 362 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Trigger match on csrrs/csrrc to tdata1
#1026 opened Apr 30, 2024 by tomaird
13
Cross Trigger definition in RISC-V
#1025 opened Apr 29, 2024 by zhangdujiao
3
How to reset the DM on the first connection on both 0.13 and 1.0 spec versions
#1021 opened Apr 26, 2024 by en-sc
1
6
Hit bit interaction with action conflict when several triggers of the same priority match
#1018 opened Apr 25, 2024 by en-sc
3
Stored value availability to TM in case of AMOs
#1017 opened Apr 25, 2024 by en-sc
6
How to halt or resume multiple harts simultaneously?
#1016 opened Apr 25, 2024 by zhangdujiao
4
maskmax6 discovery may need clarification
#1014 opened Apr 24, 2024 by en-sc
2
Timing requirements for a chain of mcontrol load address triggers
#1011 opened Apr 24, 2024 by en-sc
2
Q about Table 9 (action encoding)
#995 opened Mar 27, 2024 by martinberger
8
Register bit-field bit offset numbers clipped
#992 opened Mar 23, 2024 by TommyMurphyTM1234
2
Clarify effect of tdata1 write with zero when only one trigger type supported
#991 opened Mar 22, 2024 by JamesKenneyImperas
5
Priority of mcontrol/mcontrol6 load data before trigger
#985 opened Mar 19, 2024 by en-sc
1
misleading sbdata0 description
#976 opened Feb 29, 2024 by bcstrongx
1
Discovery of incompatible base ISAs
#975 opened Feb 25, 2024 by sorear
13
Priority of various cmderrs
#974 opened Feb 23, 2024 by pdonahue-ventana
clarifications on sdext and sdtrig extensions
#967 opened Feb 12, 2024 by aap-sc
1
asciidoc lacks lists of figures and tables 1.0 asciidoc asciidoc conversion
#966 opened Feb 9, 2024 by rtwfroody
@rtwfroody
1
how to modify code in debug mode in riscv
#960 opened Jan 30, 2024 by deepakkapoor624
2
Contradictory requirements for dmcontrol.ndmreset=1
#944 opened Jan 4, 2024 by JanMatCodasip
5
abstract register command and aarsize restrictions
#929 opened Dec 20, 2023 by algrobman
21
Behaviour of triggers after hart reset
#913 opened Nov 23, 2023 by kr-sc
30
For MXLEN=32, can't trigger on exceptions 32 or higher 1.0
#905 opened Oct 18, 2023 by jhauser-us
@timsifive
5
Triggers for interrupts are unclear when AIA is added 1.0
#889 opened Sep 30, 2023 by jhauser-us
7
aarsize field value for accessing CSR_FRM & CSR_FFLAGS registers question
#888 opened Sep 29, 2023 by en-sc
18
Add pending bit to mcontrol6 1.1 Feature
#884 opened Sep 25, 2023 by timsifive
ProTip! Type g i on any issue or pull request to go back to the issue listing page.