Skip to content
This repository has been archived by the owner on Nov 19, 2017. It is now read-only.
/ SoC Public archive

Really simple RGB to BW filter in C, C -->(HLS) verilog, and manually optimized verilog for Xilinx Zybo SoC - Toy project for University

Notifications You must be signed in to change notification settings

rata/SoC

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

9 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Toy project for universiy

This is just a (yet) unfinished project for university using the SoC. The idea is to write a BW filter in verilog, C+HLS and C (running in the ARM), use the AXI4-Stream for fast access and compare the time.

The manually written Verilog does clever tricks to divide by 3 using just shifts (mathematically correct :))

As the IDEs sucks, this was created on my ~/co-diseno/tp-final/soc/...

About

Really simple RGB to BW filter in C, C -->(HLS) verilog, and manually optimized verilog for Xilinx Zybo SoC - Toy project for University

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published