Designing UART full features with Verilog HDL.
Simulated in Modelsim software and verified in FPGA DE2 Kit
< for more information, please feel free to email me at minhnhuong.ece@gmail.com>
nhuongmh/uart_with_features
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Designing UART full features with Verilog HDL
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published