-
Notifications
You must be signed in to change notification settings - Fork 1.1k
Pull requests: gem5/gem5
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
arch-riscv: correctly set dynamic VLEN for all arith instructions
arch-riscv
The RISC-V ISA
#1187
opened May 30, 2024 by
saul44203
Loading…
cpu-o3: Do not set Executed on load instruction to be replayed
cpu-o3
gem5's Out-Of-Order CPU
#1182
opened May 30, 2024 by
jjuninho
Loading…
arch-riscv: Add rvZext to BranchTarget
arch-riscv
The RISC-V ISA
#1173
opened May 28, 2024 by
rogerchang23424
Loading…
stdlib,configs,tests: Add gem5 MultiSim (MultiProcessing for gem5)
configs
gem5's Preprepared Python Configuration scripts. Typically found in "configs"
stdlib
The gem5 standard library. Code typically found under "src/pythongem5"
tests
gem5's Testing Infrastructure
cpu-simple: Do not wait for a cache response for prefetches
cpu-simple
gem5's Simple CPU
#1140
opened May 15, 2024 by
arichardson
Loading…
cpu-minor: Integrate Minor's executeStats with int/fp/vec ALU Accesses
stats
The gem5 statistics code and related infrastructure
#1108
opened May 6, 2024 by
poal023
Loading…
mem-ruby, configs: Add a generic CHI controller as a stepping stone for ruby+classic topology
mem-ruby
Ruby caches, structures, and protocols
#1084
opened Apr 30, 2024 by
giactra
Loading…
arch-x86: Fix TLB Assertion Error on CFLUSH
arch-x86
The X86 ISA
#1080
opened Apr 28, 2024 by
Lukas-Zenick
Loading…
cpu,arch: Add IsInvalid flag to Unknown insts
arch
General gem5 architecture-specific components
cpu
General gem5 CPU code (e.g., `BaseCPU`)
configs,cpu: Enable the config run in multi-ISA gem5
configs
gem5's Preprepared Python Configuration scripts. Typically found in "configs"
cpu
General gem5 CPU code (e.g., `BaseCPU`)
#1068
opened Apr 24, 2024 by
rogerchang23424
•
Draft
cpu-o3: Clear thread state in time buffers on thread exit
cpu-o3
gem5's Out-Of-Order CPU
#1052
opened Apr 21, 2024 by
nmosier
Loading…
tests,docker: Drop support for GCC <v11 and Clang <v14
github
gem5 files necessary for GitHub integration. Found in ".github"
util-docker
Docker util files. That found in "utils/docker"
#1020
opened Apr 14, 2024 by
BobbyRBruce
•
Draft
util-docker,github: Move to Docker buildx multi-platform builds
github
gem5 files necessary for GitHub integration. Found in ".github"
util-docker
Docker util files. That found in "utils/docker"
#1019
opened Apr 14, 2024 by
BobbyRBruce
•
Draft
stdlib: Improve gem5 PyStats
stats
The gem5 statistics code and related infrastructure
stdlib
The gem5 standard library. Code typically found under "src/pythongem5"
Fix Intel MCG_CAP MSR update on switch
arch-x86
The X86 ISA
#957
opened Mar 22, 2024 by
Foxy-Boxes
Loading…
python,stdlib: Improve exit event return
python
gem5's Python SimObject wrapping and infrastructure
stdlib
The gem5 standard library. Code typically found under "src/pythongem5"
#947
opened Mar 19, 2024 by
BobbyRBruce
•
Draft
util: Use 'tail' to ensure action.run.log <=1MB
github
gem5 files necessary for GitHub integration. Found in ".github"
util
Utilities for gem5. Typically found in "util"
#930
opened Mar 11, 2024 by
BobbyRBruce
•
Draft
Adding schedule_next_max_ticks to Simulator
python
gem5's Python SimObject wrapping and infrastructure
#927
opened Mar 11, 2024 by
mahyarsamani
•
Draft
python,stdlib: Support added for multiple disk boards
python
gem5's Python SimObject wrapping and infrastructure
stdlib
The gem5 standard library. Code typically found under "src/pythongem5"
#925
opened Mar 11, 2024 by
amatabsc
Loading…
mem-cache: Add a tag mask to indexing policies
classic caches
Classic Caches and Coherence
#769
opened Jan 14, 2024 by
pranith
Loading…
cpu: BPU support for decoupled front-end
cpu
General gem5 CPU code (e.g., `BaseCPU`)
#499
opened Oct 23, 2023 by
dhschall
Loading…
Previous Next
ProTip!
Updated in the last three days: updated:>2024-05-28.