-
Notifications
You must be signed in to change notification settings - Fork 15
Issues: PandABlocks/PandABlocks-FPGA
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
PCAP.TS_START not zeroed when GATE already high at the start of capture
bug
#179
opened Feb 29, 2024 by
coretl
The us_system block should be defined as a "pure" extension block without any VHDL implementation
#165
opened Nov 1, 2023 by
Araneidae
Modify build system to allow SFP connections through the FMC interface
#136
opened Jul 12, 2023 by
tomtrafford
Change verilog test-bench to VHDL and investigate running tests in ghdl
#122
opened Apr 19, 2023 by
glennchid
Previous Next
ProTip!
Mix and match filters to narrow down what you’re looking for.