{"payload":{"header_redesign_enabled":false,"results":[{"id":"246302342","archived":false,"color":"#adb2cb","followers":10,"has_funding_file":false,"hl_name":"umarcor/SIEAV","hl_trunc_description":"Co-simulation and behavioural verification with VHDL, C/C++ and Python/m","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":246302342,"name":"SIEAV","owner_id":38422348,"owner_login":"umarcor","updated_at":"2024-05-16T01:08:07.216Z","has_issues":true}},"sponsorable":true,"topics":["matlab","octave","gtkwave","ghdl","vunit","cosim","co-simulation"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":85,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aumarcor%252FSIEAV%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/umarcor/SIEAV/star":{"post":"T2oEF-KHStk8IyEMBKkXZsRQ3hNjK95wsNhzgW1gnkDnQbbmHf_Twv6Ji5e-xdPGCJrspLQwtyDFad2RbOr93g"},"/umarcor/SIEAV/unstar":{"post":"4SKzsIM_iNtaEzNbm7SSOHjBQxgsJ3pMUh0wnXx-jI-QdL6IPS_eaWULhgDUdonn_fX7nJ4HBWXEE5_CBAO2bw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"EJwDpM8CbyHmgRSDRwehEDzHIBCPBoFd9bTFRfqW-pMy8oj5kMr85zFEHVFhkdIdf34oFSHhho2NN_N4cl6tfg"}}},"title":"Repository search results"}