Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Correct bit offset for enabling TIM3 in RCC/APB1ENR #297

Merged
merged 1 commit into from Oct 26, 2019
Merged

Correct bit offset for enabling TIM3 in RCC/APB1ENR #297

merged 1 commit into from Oct 26, 2019

Conversation

osannolik
Copy link
Contributor

The bit offset for enabling the clock for TIM3 in RCC is incorrect for stm32l0x1 targets. It should be bit 1 instead of bit 2.

Tested on an stm32l051.

adamgreig
adamgreig approved these changes Oct 26, 2019
View reviewed changes
Copy link
Member

@adamgreig adamgreig left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thanks!

bors r+

bors bot added a commit that referenced this pull request Oct 26, 2019
@bors @osannolik
Merge #297
ede1455 
297: Correct bit offset for enabling TIM3 in RCC/APB1ENR r=adamgreig a=osannolik

The bit offset for enabling the clock for TIM3 in RCC is incorrect for stm32l0x1 targets. It should be bit 1 instead of bit 2. 

Tested on an stm32l051. 

Co-authored-by: Jonas <osannolik@godtycklig.se>
@bors
Copy link
Contributor

bors bot commented Oct 26, 2019

Build succeeded

@bors bors bot merged commit 79fe988 into stm32-rs:master Oct 26, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@adamgreig adamgreig adamgreig approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.

None yet
2 participants
@osannolik @adamgreig