{"payload":{"header_redesign_enabled":false,"results":[{"id":"322460500","archived":false,"color":"#b2b7f8","followers":130,"has_funding_file":false,"hl_name":"racerxdl/riskow","hl_trunc_description":"Learning how to make a RISC-V ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":322460500,"name":"riskow","owner_id":578310,"owner_login":"racerxdl","updated_at":"2021-05-09T06:14:46.880Z","has_issues":true}},"sponsorable":true,"topics":["fpga","verilog","learning-exercise","risc-v","open-core","opencore","riskow"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aracerxdl%252Friskow%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/racerxdl/riskow/star":{"post":"57n-rwd2MVCvLOZszAhsCuXLSxPNfnlFpgNAyCvIXCOngzYGRJ8mYRMbqr-PVrLJY7krAlXYmMfVxw8s1pn2EA"},"/racerxdl/riskow/unstar":{"post":"E7UiyFrv3QA__f5neNwTQAk9hjCFFldnCHy-obOTokovEWIWafCJrKUYlW22VXQOZONQGWW6Wb_muZLFbEihqA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"grkGugv1YCkpbTICLOR93cioA8pqCpVCJ86Nczb_q4D0gALQHad4dfC4QGXAZvQhRiqKAQ995i3sERQ3Yt89dQ"}}},"title":"Repository search results"}