This repository has been archived by the owner on Oct 21, 2022. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 98
/
ops.rs
2979 lines (2709 loc) · 93.2 KB
/
ops.rs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
use super::{
BlockType, CountedList, CountedListWriter, Deserialize, Error, Serialize, Uint32, Uint64,
Uint8, VarInt32, VarInt64, VarUint32,
};
use crate::io;
use alloc::{boxed::Box, vec::Vec};
use core::fmt;
/// List of instructions (usually inside a block section).
#[derive(Debug, Clone, PartialEq)]
pub struct Instructions(Vec<Instruction>);
impl Instructions {
/// New list of instructions from vector of instructions.
pub fn new(elements: Vec<Instruction>) -> Self {
Instructions(elements)
}
/// Empty expression with only `Instruction::End` instruction.
pub fn empty() -> Self {
Instructions(vec![Instruction::End])
}
/// List of individual instructions.
pub fn elements(&self) -> &[Instruction] {
&self.0
}
/// Individual instructions, mutable.
pub fn elements_mut(&mut self) -> &mut Vec<Instruction> {
&mut self.0
}
}
impl Deserialize for Instructions {
type Error = Error;
fn deserialize<R: io::Read>(reader: &mut R) -> Result<Self, Self::Error> {
let mut instructions = Vec::new();
let mut block_count = 1usize;
loop {
let instruction = Instruction::deserialize(reader)?;
if instruction.is_terminal() {
block_count -= 1;
} else if instruction.is_block() {
block_count =
block_count.checked_add(1).ok_or(Error::Other("too many instructions"))?;
}
instructions.push(instruction);
if block_count == 0 {
break
}
}
Ok(Instructions(instructions))
}
}
/// Initialization expression.
#[derive(Debug, Clone, PartialEq)]
pub struct InitExpr(Vec<Instruction>);
impl InitExpr {
/// New initialization expression from instruction list.
///
/// `code` must end with the `Instruction::End` instruction!
pub fn new(code: Vec<Instruction>) -> Self {
InitExpr(code)
}
/// Empty expression with only `Instruction::End` instruction.
pub fn empty() -> Self {
InitExpr(vec![Instruction::End])
}
/// List of instructions used in the expression.
pub fn code(&self) -> &[Instruction] {
&self.0
}
/// List of instructions used in the expression.
pub fn code_mut(&mut self) -> &mut Vec<Instruction> {
&mut self.0
}
}
impl Deserialize for InitExpr {
type Error = Error;
fn deserialize<R: io::Read>(reader: &mut R) -> Result<Self, Self::Error> {
let mut instructions = Vec::new();
loop {
let instruction = Instruction::deserialize(reader)?;
let is_terminal = instruction.is_terminal();
instructions.push(instruction);
if is_terminal {
break
}
}
Ok(InitExpr(instructions))
}
}
/// Instruction.
#[derive(Clone, Debug, PartialEq, Eq, Hash)]
#[allow(missing_docs)]
pub enum Instruction {
Unreachable,
Nop,
Block(BlockType),
Loop(BlockType),
If(BlockType),
Else,
End,
Br(u32),
BrIf(u32),
BrTable(Box<BrTableData>),
Return,
Call(u32),
CallIndirect(u32, u8),
Drop,
Select,
GetLocal(u32),
SetLocal(u32),
TeeLocal(u32),
GetGlobal(u32),
SetGlobal(u32),
// All store/load instructions operate with 'memory immediates'
// which represented here as (flag, offset) tuple
I32Load(u32, u32),
I64Load(u32, u32),
F32Load(u32, u32),
F64Load(u32, u32),
I32Load8S(u32, u32),
I32Load8U(u32, u32),
I32Load16S(u32, u32),
I32Load16U(u32, u32),
I64Load8S(u32, u32),
I64Load8U(u32, u32),
I64Load16S(u32, u32),
I64Load16U(u32, u32),
I64Load32S(u32, u32),
I64Load32U(u32, u32),
I32Store(u32, u32),
I64Store(u32, u32),
F32Store(u32, u32),
F64Store(u32, u32),
I32Store8(u32, u32),
I32Store16(u32, u32),
I64Store8(u32, u32),
I64Store16(u32, u32),
I64Store32(u32, u32),
CurrentMemory(u8),
GrowMemory(u8),
I32Const(i32),
I64Const(i64),
F32Const(u32),
F64Const(u64),
I32Eqz,
I32Eq,
I32Ne,
I32LtS,
I32LtU,
I32GtS,
I32GtU,
I32LeS,
I32LeU,
I32GeS,
I32GeU,
I64Eqz,
I64Eq,
I64Ne,
I64LtS,
I64LtU,
I64GtS,
I64GtU,
I64LeS,
I64LeU,
I64GeS,
I64GeU,
F32Eq,
F32Ne,
F32Lt,
F32Gt,
F32Le,
F32Ge,
F64Eq,
F64Ne,
F64Lt,
F64Gt,
F64Le,
F64Ge,
I32Clz,
I32Ctz,
I32Popcnt,
I32Add,
I32Sub,
I32Mul,
I32DivS,
I32DivU,
I32RemS,
I32RemU,
I32And,
I32Or,
I32Xor,
I32Shl,
I32ShrS,
I32ShrU,
I32Rotl,
I32Rotr,
I64Clz,
I64Ctz,
I64Popcnt,
I64Add,
I64Sub,
I64Mul,
I64DivS,
I64DivU,
I64RemS,
I64RemU,
I64And,
I64Or,
I64Xor,
I64Shl,
I64ShrS,
I64ShrU,
I64Rotl,
I64Rotr,
F32Abs,
F32Neg,
F32Ceil,
F32Floor,
F32Trunc,
F32Nearest,
F32Sqrt,
F32Add,
F32Sub,
F32Mul,
F32Div,
F32Min,
F32Max,
F32Copysign,
F64Abs,
F64Neg,
F64Ceil,
F64Floor,
F64Trunc,
F64Nearest,
F64Sqrt,
F64Add,
F64Sub,
F64Mul,
F64Div,
F64Min,
F64Max,
F64Copysign,
I32WrapI64,
I32TruncSF32,
I32TruncUF32,
I32TruncSF64,
I32TruncUF64,
I64ExtendSI32,
I64ExtendUI32,
I64TruncSF32,
I64TruncUF32,
I64TruncSF64,
I64TruncUF64,
F32ConvertSI32,
F32ConvertUI32,
F32ConvertSI64,
F32ConvertUI64,
F32DemoteF64,
F64ConvertSI32,
F64ConvertUI32,
F64ConvertSI64,
F64ConvertUI64,
F64PromoteF32,
I32ReinterpretF32,
I64ReinterpretF64,
F32ReinterpretI32,
F64ReinterpretI64,
#[cfg(feature = "atomics")]
Atomics(AtomicsInstruction),
#[cfg(feature = "simd")]
Simd(SimdInstruction),
#[cfg(feature = "sign_ext")]
SignExt(SignExtInstruction),
#[cfg(feature = "bulk")]
Bulk(BulkInstruction),
}
#[allow(missing_docs)]
#[cfg(feature = "atomics")]
#[derive(Clone, Debug, PartialEq, Eq, Hash)]
pub enum AtomicsInstruction {
AtomicWake(MemArg),
I32AtomicWait(MemArg),
I64AtomicWait(MemArg),
I32AtomicLoad(MemArg),
I64AtomicLoad(MemArg),
I32AtomicLoad8u(MemArg),
I32AtomicLoad16u(MemArg),
I64AtomicLoad8u(MemArg),
I64AtomicLoad16u(MemArg),
I64AtomicLoad32u(MemArg),
I32AtomicStore(MemArg),
I64AtomicStore(MemArg),
I32AtomicStore8u(MemArg),
I32AtomicStore16u(MemArg),
I64AtomicStore8u(MemArg),
I64AtomicStore16u(MemArg),
I64AtomicStore32u(MemArg),
I32AtomicRmwAdd(MemArg),
I64AtomicRmwAdd(MemArg),
I32AtomicRmwAdd8u(MemArg),
I32AtomicRmwAdd16u(MemArg),
I64AtomicRmwAdd8u(MemArg),
I64AtomicRmwAdd16u(MemArg),
I64AtomicRmwAdd32u(MemArg),
I32AtomicRmwSub(MemArg),
I64AtomicRmwSub(MemArg),
I32AtomicRmwSub8u(MemArg),
I32AtomicRmwSub16u(MemArg),
I64AtomicRmwSub8u(MemArg),
I64AtomicRmwSub16u(MemArg),
I64AtomicRmwSub32u(MemArg),
I32AtomicRmwAnd(MemArg),
I64AtomicRmwAnd(MemArg),
I32AtomicRmwAnd8u(MemArg),
I32AtomicRmwAnd16u(MemArg),
I64AtomicRmwAnd8u(MemArg),
I64AtomicRmwAnd16u(MemArg),
I64AtomicRmwAnd32u(MemArg),
I32AtomicRmwOr(MemArg),
I64AtomicRmwOr(MemArg),
I32AtomicRmwOr8u(MemArg),
I32AtomicRmwOr16u(MemArg),
I64AtomicRmwOr8u(MemArg),
I64AtomicRmwOr16u(MemArg),
I64AtomicRmwOr32u(MemArg),
I32AtomicRmwXor(MemArg),
I64AtomicRmwXor(MemArg),
I32AtomicRmwXor8u(MemArg),
I32AtomicRmwXor16u(MemArg),
I64AtomicRmwXor8u(MemArg),
I64AtomicRmwXor16u(MemArg),
I64AtomicRmwXor32u(MemArg),
I32AtomicRmwXchg(MemArg),
I64AtomicRmwXchg(MemArg),
I32AtomicRmwXchg8u(MemArg),
I32AtomicRmwXchg16u(MemArg),
I64AtomicRmwXchg8u(MemArg),
I64AtomicRmwXchg16u(MemArg),
I64AtomicRmwXchg32u(MemArg),
I32AtomicRmwCmpxchg(MemArg),
I64AtomicRmwCmpxchg(MemArg),
I32AtomicRmwCmpxchg8u(MemArg),
I32AtomicRmwCmpxchg16u(MemArg),
I64AtomicRmwCmpxchg8u(MemArg),
I64AtomicRmwCmpxchg16u(MemArg),
I64AtomicRmwCmpxchg32u(MemArg),
}
#[allow(missing_docs)]
#[cfg(feature = "simd")]
#[derive(Clone, Debug, PartialEq, Eq, Hash)]
pub enum SimdInstruction {
V128Const(Box<[u8; 16]>),
V128Load(MemArg),
V128Store(MemArg),
I8x16Splat,
I16x8Splat,
I32x4Splat,
I64x2Splat,
F32x4Splat,
F64x2Splat,
I8x16ExtractLaneS(u8),
I8x16ExtractLaneU(u8),
I16x8ExtractLaneS(u8),
I16x8ExtractLaneU(u8),
I32x4ExtractLane(u8),
I64x2ExtractLane(u8),
F32x4ExtractLane(u8),
F64x2ExtractLane(u8),
I8x16ReplaceLane(u8),
I16x8ReplaceLane(u8),
I32x4ReplaceLane(u8),
I64x2ReplaceLane(u8),
F32x4ReplaceLane(u8),
F64x2ReplaceLane(u8),
V8x16Shuffle(Box<[u8; 16]>),
I8x16Add,
I16x8Add,
I32x4Add,
I64x2Add,
I8x16Sub,
I16x8Sub,
I32x4Sub,
I64x2Sub,
I8x16Mul,
I16x8Mul,
I32x4Mul,
// I64x2Mul,
I8x16Neg,
I16x8Neg,
I32x4Neg,
I64x2Neg,
I8x16AddSaturateS,
I8x16AddSaturateU,
I16x8AddSaturateS,
I16x8AddSaturateU,
I8x16SubSaturateS,
I8x16SubSaturateU,
I16x8SubSaturateS,
I16x8SubSaturateU,
I8x16Shl,
I16x8Shl,
I32x4Shl,
I64x2Shl,
I8x16ShrS,
I8x16ShrU,
I16x8ShrS,
I16x8ShrU,
I32x4ShrS,
I32x4ShrU,
I64x2ShrS,
I64x2ShrU,
V128And,
V128Or,
V128Xor,
V128Not,
V128Bitselect,
I8x16AnyTrue,
I16x8AnyTrue,
I32x4AnyTrue,
I64x2AnyTrue,
I8x16AllTrue,
I16x8AllTrue,
I32x4AllTrue,
I64x2AllTrue,
I8x16Eq,
I16x8Eq,
I32x4Eq,
// I64x2Eq,
F32x4Eq,
F64x2Eq,
I8x16Ne,
I16x8Ne,
I32x4Ne,
// I64x2Ne,
F32x4Ne,
F64x2Ne,
I8x16LtS,
I8x16LtU,
I16x8LtS,
I16x8LtU,
I32x4LtS,
I32x4LtU,
// I64x2LtS,
// I64x2LtU,
F32x4Lt,
F64x2Lt,
I8x16LeS,
I8x16LeU,
I16x8LeS,
I16x8LeU,
I32x4LeS,
I32x4LeU,
// I64x2LeS,
// I64x2LeU,
F32x4Le,
F64x2Le,
I8x16GtS,
I8x16GtU,
I16x8GtS,
I16x8GtU,
I32x4GtS,
I32x4GtU,
// I64x2GtS,
// I64x2GtU,
F32x4Gt,
F64x2Gt,
I8x16GeS,
I8x16GeU,
I16x8GeS,
I16x8GeU,
I32x4GeS,
I32x4GeU,
// I64x2GeS,
// I64x2GeU,
F32x4Ge,
F64x2Ge,
F32x4Neg,
F64x2Neg,
F32x4Abs,
F64x2Abs,
F32x4Min,
F64x2Min,
F32x4Max,
F64x2Max,
F32x4Add,
F64x2Add,
F32x4Sub,
F64x2Sub,
F32x4Div,
F64x2Div,
F32x4Mul,
F64x2Mul,
F32x4Sqrt,
F64x2Sqrt,
F32x4ConvertSI32x4,
F32x4ConvertUI32x4,
F64x2ConvertSI64x2,
F64x2ConvertUI64x2,
I32x4TruncSF32x4Sat,
I32x4TruncUF32x4Sat,
I64x2TruncSF64x2Sat,
I64x2TruncUF64x2Sat,
}
#[allow(missing_docs)]
#[cfg(feature = "sign_ext")]
#[derive(Clone, Debug, PartialEq, Eq, Hash)]
pub enum SignExtInstruction {
I32Extend8S,
I32Extend16S,
I64Extend8S,
I64Extend16S,
I64Extend32S,
}
#[allow(missing_docs)]
#[cfg(feature = "bulk")]
#[derive(Clone, Debug, PartialEq, Eq, Hash)]
pub enum BulkInstruction {
MemoryInit(u32),
MemoryDrop(u32),
MemoryCopy,
MemoryFill,
TableInit(u32),
TableDrop(u32),
TableCopy,
}
#[cfg(any(feature = "simd", feature = "atomics"))]
#[derive(Clone, Debug, PartialEq, Eq, Hash)]
#[allow(missing_docs)]
pub struct MemArg {
pub align: u8,
pub offset: u32,
}
#[derive(Clone, Debug, PartialEq, Eq, Hash)]
#[allow(missing_docs)]
pub struct BrTableData {
pub table: Box<[u32]>,
pub default: u32,
}
impl Instruction {
/// Is this instruction starts the new block (which should end with terminal instruction).
pub fn is_block(&self) -> bool {
matches!(self, &Instruction::Block(_) | &Instruction::Loop(_) | &Instruction::If(_))
}
/// Is this instruction determines the termination of instruction sequence?
///
/// `true` for `Instruction::End`
pub fn is_terminal(&self) -> bool {
matches!(self, &Instruction::End)
}
}
#[allow(missing_docs)]
pub mod opcodes {
pub const UNREACHABLE: u8 = 0x00;
pub const NOP: u8 = 0x01;
pub const BLOCK: u8 = 0x02;
pub const LOOP: u8 = 0x03;
pub const IF: u8 = 0x04;
pub const ELSE: u8 = 0x05;
pub const END: u8 = 0x0b;
pub const BR: u8 = 0x0c;
pub const BRIF: u8 = 0x0d;
pub const BRTABLE: u8 = 0x0e;
pub const RETURN: u8 = 0x0f;
pub const CALL: u8 = 0x10;
pub const CALLINDIRECT: u8 = 0x11;
pub const DROP: u8 = 0x1a;
pub const SELECT: u8 = 0x1b;
pub const GETLOCAL: u8 = 0x20;
pub const SETLOCAL: u8 = 0x21;
pub const TEELOCAL: u8 = 0x22;
pub const GETGLOBAL: u8 = 0x23;
pub const SETGLOBAL: u8 = 0x24;
pub const I32LOAD: u8 = 0x28;
pub const I64LOAD: u8 = 0x29;
pub const F32LOAD: u8 = 0x2a;
pub const F64LOAD: u8 = 0x2b;
pub const I32LOAD8S: u8 = 0x2c;
pub const I32LOAD8U: u8 = 0x2d;
pub const I32LOAD16S: u8 = 0x2e;
pub const I32LOAD16U: u8 = 0x2f;
pub const I64LOAD8S: u8 = 0x30;
pub const I64LOAD8U: u8 = 0x31;
pub const I64LOAD16S: u8 = 0x32;
pub const I64LOAD16U: u8 = 0x33;
pub const I64LOAD32S: u8 = 0x34;
pub const I64LOAD32U: u8 = 0x35;
pub const I32STORE: u8 = 0x36;
pub const I64STORE: u8 = 0x37;
pub const F32STORE: u8 = 0x38;
pub const F64STORE: u8 = 0x39;
pub const I32STORE8: u8 = 0x3a;
pub const I32STORE16: u8 = 0x3b;
pub const I64STORE8: u8 = 0x3c;
pub const I64STORE16: u8 = 0x3d;
pub const I64STORE32: u8 = 0x3e;
pub const CURRENTMEMORY: u8 = 0x3f;
pub const GROWMEMORY: u8 = 0x40;
pub const I32CONST: u8 = 0x41;
pub const I64CONST: u8 = 0x42;
pub const F32CONST: u8 = 0x43;
pub const F64CONST: u8 = 0x44;
pub const I32EQZ: u8 = 0x45;
pub const I32EQ: u8 = 0x46;
pub const I32NE: u8 = 0x47;
pub const I32LTS: u8 = 0x48;
pub const I32LTU: u8 = 0x49;
pub const I32GTS: u8 = 0x4a;
pub const I32GTU: u8 = 0x4b;
pub const I32LES: u8 = 0x4c;
pub const I32LEU: u8 = 0x4d;
pub const I32GES: u8 = 0x4e;
pub const I32GEU: u8 = 0x4f;
pub const I64EQZ: u8 = 0x50;
pub const I64EQ: u8 = 0x51;
pub const I64NE: u8 = 0x52;
pub const I64LTS: u8 = 0x53;
pub const I64LTU: u8 = 0x54;
pub const I64GTS: u8 = 0x55;
pub const I64GTU: u8 = 0x56;
pub const I64LES: u8 = 0x57;
pub const I64LEU: u8 = 0x58;
pub const I64GES: u8 = 0x59;
pub const I64GEU: u8 = 0x5a;
pub const F32EQ: u8 = 0x5b;
pub const F32NE: u8 = 0x5c;
pub const F32LT: u8 = 0x5d;
pub const F32GT: u8 = 0x5e;
pub const F32LE: u8 = 0x5f;
pub const F32GE: u8 = 0x60;
pub const F64EQ: u8 = 0x61;
pub const F64NE: u8 = 0x62;
pub const F64LT: u8 = 0x63;
pub const F64GT: u8 = 0x64;
pub const F64LE: u8 = 0x65;
pub const F64GE: u8 = 0x66;
pub const I32CLZ: u8 = 0x67;
pub const I32CTZ: u8 = 0x68;
pub const I32POPCNT: u8 = 0x69;
pub const I32ADD: u8 = 0x6a;
pub const I32SUB: u8 = 0x6b;
pub const I32MUL: u8 = 0x6c;
pub const I32DIVS: u8 = 0x6d;
pub const I32DIVU: u8 = 0x6e;
pub const I32REMS: u8 = 0x6f;
pub const I32REMU: u8 = 0x70;
pub const I32AND: u8 = 0x71;
pub const I32OR: u8 = 0x72;
pub const I32XOR: u8 = 0x73;
pub const I32SHL: u8 = 0x74;
pub const I32SHRS: u8 = 0x75;
pub const I32SHRU: u8 = 0x76;
pub const I32ROTL: u8 = 0x77;
pub const I32ROTR: u8 = 0x78;
pub const I64CLZ: u8 = 0x79;
pub const I64CTZ: u8 = 0x7a;
pub const I64POPCNT: u8 = 0x7b;
pub const I64ADD: u8 = 0x7c;
pub const I64SUB: u8 = 0x7d;
pub const I64MUL: u8 = 0x7e;
pub const I64DIVS: u8 = 0x7f;
pub const I64DIVU: u8 = 0x80;
pub const I64REMS: u8 = 0x81;
pub const I64REMU: u8 = 0x82;
pub const I64AND: u8 = 0x83;
pub const I64OR: u8 = 0x84;
pub const I64XOR: u8 = 0x85;
pub const I64SHL: u8 = 0x86;
pub const I64SHRS: u8 = 0x87;
pub const I64SHRU: u8 = 0x88;
pub const I64ROTL: u8 = 0x89;
pub const I64ROTR: u8 = 0x8a;
pub const F32ABS: u8 = 0x8b;
pub const F32NEG: u8 = 0x8c;
pub const F32CEIL: u8 = 0x8d;
pub const F32FLOOR: u8 = 0x8e;
pub const F32TRUNC: u8 = 0x8f;
pub const F32NEAREST: u8 = 0x90;
pub const F32SQRT: u8 = 0x91;
pub const F32ADD: u8 = 0x92;
pub const F32SUB: u8 = 0x93;
pub const F32MUL: u8 = 0x94;
pub const F32DIV: u8 = 0x95;
pub const F32MIN: u8 = 0x96;
pub const F32MAX: u8 = 0x97;
pub const F32COPYSIGN: u8 = 0x98;
pub const F64ABS: u8 = 0x99;
pub const F64NEG: u8 = 0x9a;
pub const F64CEIL: u8 = 0x9b;
pub const F64FLOOR: u8 = 0x9c;
pub const F64TRUNC: u8 = 0x9d;
pub const F64NEAREST: u8 = 0x9e;
pub const F64SQRT: u8 = 0x9f;
pub const F64ADD: u8 = 0xa0;
pub const F64SUB: u8 = 0xa1;
pub const F64MUL: u8 = 0xa2;
pub const F64DIV: u8 = 0xa3;
pub const F64MIN: u8 = 0xa4;
pub const F64MAX: u8 = 0xa5;
pub const F64COPYSIGN: u8 = 0xa6;
pub const I32WRAPI64: u8 = 0xa7;
pub const I32TRUNCSF32: u8 = 0xa8;
pub const I32TRUNCUF32: u8 = 0xa9;
pub const I32TRUNCSF64: u8 = 0xaa;
pub const I32TRUNCUF64: u8 = 0xab;
pub const I64EXTENDSI32: u8 = 0xac;
pub const I64EXTENDUI32: u8 = 0xad;
pub const I64TRUNCSF32: u8 = 0xae;
pub const I64TRUNCUF32: u8 = 0xaf;
pub const I64TRUNCSF64: u8 = 0xb0;
pub const I64TRUNCUF64: u8 = 0xb1;
pub const F32CONVERTSI32: u8 = 0xb2;
pub const F32CONVERTUI32: u8 = 0xb3;
pub const F32CONVERTSI64: u8 = 0xb4;
pub const F32CONVERTUI64: u8 = 0xb5;
pub const F32DEMOTEF64: u8 = 0xb6;
pub const F64CONVERTSI32: u8 = 0xb7;
pub const F64CONVERTUI32: u8 = 0xb8;
pub const F64CONVERTSI64: u8 = 0xb9;
pub const F64CONVERTUI64: u8 = 0xba;
pub const F64PROMOTEF32: u8 = 0xbb;
pub const I32REINTERPRETF32: u8 = 0xbc;
pub const I64REINTERPRETF64: u8 = 0xbd;
pub const F32REINTERPRETI32: u8 = 0xbe;
pub const F64REINTERPRETI64: u8 = 0xbf;
#[cfg(feature = "sign_ext")]
pub mod sign_ext {
pub const I32_EXTEND8_S: u8 = 0xc0;
pub const I32_EXTEND16_S: u8 = 0xc1;
pub const I64_EXTEND8_S: u8 = 0xc2;
pub const I64_EXTEND16_S: u8 = 0xc3;
pub const I64_EXTEND32_S: u8 = 0xc4;
}
#[cfg(feature = "atomics")]
pub mod atomics {
pub const ATOMIC_PREFIX: u8 = 0xfe;
pub const ATOMIC_WAKE: u8 = 0x00;
pub const I32_ATOMIC_WAIT: u8 = 0x01;
pub const I64_ATOMIC_WAIT: u8 = 0x02;
pub const I32_ATOMIC_LOAD: u8 = 0x10;
pub const I64_ATOMIC_LOAD: u8 = 0x11;
pub const I32_ATOMIC_LOAD8U: u8 = 0x12;
pub const I32_ATOMIC_LOAD16U: u8 = 0x13;
pub const I64_ATOMIC_LOAD8U: u8 = 0x14;
pub const I64_ATOMIC_LOAD16U: u8 = 0x15;
pub const I64_ATOMIC_LOAD32U: u8 = 0x16;
pub const I32_ATOMIC_STORE: u8 = 0x17;
pub const I64_ATOMIC_STORE: u8 = 0x18;
pub const I32_ATOMIC_STORE8U: u8 = 0x19;
pub const I32_ATOMIC_STORE16U: u8 = 0x1a;
pub const I64_ATOMIC_STORE8U: u8 = 0x1b;
pub const I64_ATOMIC_STORE16U: u8 = 0x1c;
pub const I64_ATOMIC_STORE32U: u8 = 0x1d;
pub const I32_ATOMIC_RMW_ADD: u8 = 0x1e;
pub const I64_ATOMIC_RMW_ADD: u8 = 0x1f;
pub const I32_ATOMIC_RMW_ADD8U: u8 = 0x20;
pub const I32_ATOMIC_RMW_ADD16U: u8 = 0x21;
pub const I64_ATOMIC_RMW_ADD8U: u8 = 0x22;
pub const I64_ATOMIC_RMW_ADD16U: u8 = 0x23;
pub const I64_ATOMIC_RMW_ADD32U: u8 = 0x24;
pub const I32_ATOMIC_RMW_SUB: u8 = 0x25;
pub const I64_ATOMIC_RMW_SUB: u8 = 0x26;
pub const I32_ATOMIC_RMW_SUB8U: u8 = 0x27;
pub const I32_ATOMIC_RMW_SUB16U: u8 = 0x28;
pub const I64_ATOMIC_RMW_SUB8U: u8 = 0x29;
pub const I64_ATOMIC_RMW_SUB16U: u8 = 0x2a;
pub const I64_ATOMIC_RMW_SUB32U: u8 = 0x2b;
pub const I32_ATOMIC_RMW_AND: u8 = 0x2c;
pub const I64_ATOMIC_RMW_AND: u8 = 0x2d;
pub const I32_ATOMIC_RMW_AND8U: u8 = 0x2e;
pub const I32_ATOMIC_RMW_AND16U: u8 = 0x2f;
pub const I64_ATOMIC_RMW_AND8U: u8 = 0x30;
pub const I64_ATOMIC_RMW_AND16U: u8 = 0x31;
pub const I64_ATOMIC_RMW_AND32U: u8 = 0x32;
pub const I32_ATOMIC_RMW_OR: u8 = 0x33;
pub const I64_ATOMIC_RMW_OR: u8 = 0x34;
pub const I32_ATOMIC_RMW_OR8U: u8 = 0x35;
pub const I32_ATOMIC_RMW_OR16U: u8 = 0x36;
pub const I64_ATOMIC_RMW_OR8U: u8 = 0x37;
pub const I64_ATOMIC_RMW_OR16U: u8 = 0x38;
pub const I64_ATOMIC_RMW_OR32U: u8 = 0x39;
pub const I32_ATOMIC_RMW_XOR: u8 = 0x3a;
pub const I64_ATOMIC_RMW_XOR: u8 = 0x3b;
pub const I32_ATOMIC_RMW_XOR8U: u8 = 0x3c;
pub const I32_ATOMIC_RMW_XOR16U: u8 = 0x3d;
pub const I64_ATOMIC_RMW_XOR8U: u8 = 0x3e;
pub const I64_ATOMIC_RMW_XOR16U: u8 = 0x3f;
pub const I64_ATOMIC_RMW_XOR32U: u8 = 0x40;
pub const I32_ATOMIC_RMW_XCHG: u8 = 0x41;
pub const I64_ATOMIC_RMW_XCHG: u8 = 0x42;
pub const I32_ATOMIC_RMW_XCHG8U: u8 = 0x43;
pub const I32_ATOMIC_RMW_XCHG16U: u8 = 0x44;
pub const I64_ATOMIC_RMW_XCHG8U: u8 = 0x45;
pub const I64_ATOMIC_RMW_XCHG16U: u8 = 0x46;
pub const I64_ATOMIC_RMW_XCHG32U: u8 = 0x47;
pub const I32_ATOMIC_RMW_CMPXCHG: u8 = 0x48;
pub const I64_ATOMIC_RMW_CMPXCHG: u8 = 0x49;
pub const I32_ATOMIC_RMW_CMPXCHG8U: u8 = 0x4a;
pub const I32_ATOMIC_RMW_CMPXCHG16U: u8 = 0x4b;
pub const I64_ATOMIC_RMW_CMPXCHG8U: u8 = 0x4c;
pub const I64_ATOMIC_RMW_CMPXCHG16U: u8 = 0x4d;
pub const I64_ATOMIC_RMW_CMPXCHG32U: u8 = 0x4e;
}
#[cfg(feature = "simd")]
pub mod simd {
// https://github.com/WebAssembly/simd/blob/master/proposals/simd/BinarySIMD.md
pub const SIMD_PREFIX: u8 = 0xfd;
pub const V128_LOAD: u32 = 0x00;
pub const V128_STORE: u32 = 0x01;
pub const V128_CONST: u32 = 0x02;
pub const V8X16_SHUFFLE: u32 = 0x03;
pub const I8X16_SPLAT: u32 = 0x04;
pub const I8X16_EXTRACT_LANE_S: u32 = 0x05;
pub const I8X16_EXTRACT_LANE_U: u32 = 0x06;
pub const I8X16_REPLACE_LANE: u32 = 0x07;
pub const I16X8_SPLAT: u32 = 0x08;
pub const I16X8_EXTRACT_LANE_S: u32 = 0x09;
pub const I16X8_EXTRACT_LANE_U: u32 = 0xa;
pub const I16X8_REPLACE_LANE: u32 = 0x0b;
pub const I32X4_SPLAT: u32 = 0x0c;
pub const I32X4_EXTRACT_LANE: u32 = 0x0d;
pub const I32X4_REPLACE_LANE: u32 = 0x0e;
pub const I64X2_SPLAT: u32 = 0x0f;
pub const I64X2_EXTRACT_LANE: u32 = 0x10;
pub const I64X2_REPLACE_LANE: u32 = 0x11;
pub const F32X4_SPLAT: u32 = 0x12;
pub const F32X4_EXTRACT_LANE: u32 = 0x13;
pub const F32X4_REPLACE_LANE: u32 = 0x14;
pub const F64X2_SPLAT: u32 = 0x15;
pub const F64X2_EXTRACT_LANE: u32 = 0x16;
pub const F64X2_REPLACE_LANE: u32 = 0x17;
pub const I8X16_EQ: u32 = 0x18;
pub const I8X16_NE: u32 = 0x19;
pub const I8X16_LT_S: u32 = 0x1a;
pub const I8X16_LT_U: u32 = 0x1b;
pub const I8X16_GT_S: u32 = 0x1c;
pub const I8X16_GT_U: u32 = 0x1d;
pub const I8X16_LE_S: u32 = 0x1e;
pub const I8X16_LE_U: u32 = 0x1f;
pub const I8X16_GE_S: u32 = 0x20;
pub const I8X16_GE_U: u32 = 0x21;
pub const I16X8_EQ: u32 = 0x22;
pub const I16X8_NE: u32 = 0x23;
pub const I16X8_LT_S: u32 = 0x24;
pub const I16X8_LT_U: u32 = 0x25;
pub const I16X8_GT_S: u32 = 0x26;
pub const I16X8_GT_U: u32 = 0x27;
pub const I16X8_LE_S: u32 = 0x28;
pub const I16X8_LE_U: u32 = 0x29;
pub const I16X8_GE_S: u32 = 0x2a;
pub const I16X8_GE_U: u32 = 0x2b;
pub const I32X4_EQ: u32 = 0x2c;
pub const I32X4_NE: u32 = 0x2d;
pub const I32X4_LT_S: u32 = 0x2e;
pub const I32X4_LT_U: u32 = 0x2f;
pub const I32X4_GT_S: u32 = 0x30;
pub const I32X4_GT_U: u32 = 0x31;
pub const I32X4_LE_S: u32 = 0x32;
pub const I32X4_LE_U: u32 = 0x33;
pub const I32X4_GE_S: u32 = 0x34;
pub const I32X4_GE_U: u32 = 0x35;
pub const F32X4_EQ: u32 = 0x40;
pub const F32X4_NE: u32 = 0x41;
pub const F32X4_LT: u32 = 0x42;
pub const F32X4_GT: u32 = 0x43;
pub const F32X4_LE: u32 = 0x44;
pub const F32X4_GE: u32 = 0x45;
pub const F64X2_EQ: u32 = 0x46;
pub const F64X2_NE: u32 = 0x47;
pub const F64X2_LT: u32 = 0x48;
pub const F64X2_GT: u32 = 0x49;
pub const F64X2_LE: u32 = 0x4a;
pub const F64X2_GE: u32 = 0x4b;
pub const V128_NOT: u32 = 0x4c;
pub const V128_AND: u32 = 0x4d;
pub const V128_OR: u32 = 0x4e;
pub const V128_XOR: u32 = 0x4f;
pub const V128_BITSELECT: u32 = 0x50;
pub const I8X16_NEG: u32 = 0x51;
pub const I8X16_ANY_TRUE: u32 = 0x52;
pub const I8X16_ALL_TRUE: u32 = 0x53;
pub const I8X16_SHL: u32 = 0x54;
pub const I8X16_SHR_S: u32 = 0x55;
pub const I8X16_SHR_U: u32 = 0x56;
pub const I8X16_ADD: u32 = 0x57;
pub const I8X16_ADD_SATURATE_S: u32 = 0x58;
pub const I8X16_ADD_SATURATE_U: u32 = 0x59;
pub const I8X16_SUB: u32 = 0x5a;
pub const I8X16_SUB_SATURATE_S: u32 = 0x5b;
pub const I8X16_SUB_SATURATE_U: u32 = 0x5c;
pub const I8X16_MUL: u32 = 0x5d;
pub const I16X8_NEG: u32 = 0x62;
pub const I16X8_ANY_TRUE: u32 = 0x63;
pub const I16X8_ALL_TRUE: u32 = 0x64;
pub const I16X8_SHL: u32 = 0x65;
pub const I16X8_SHR_S: u32 = 0x66;
pub const I16X8_SHR_U: u32 = 0x67;
pub const I16X8_ADD: u32 = 0x68;
pub const I16X8_ADD_SATURATE_S: u32 = 0x69;
pub const I16X8_ADD_SATURATE_U: u32 = 0x6a;
pub const I16X8_SUB: u32 = 0x6b;
pub const I16X8_SUB_SATURATE_S: u32 = 0x6c;
pub const I16X8_SUB_SATURATE_U: u32 = 0x6d;
pub const I16X8_MUL: u32 = 0x6e;
pub const I32X4_NEG: u32 = 0x73;
pub const I32X4_ANY_TRUE: u32 = 0x74;
pub const I32X4_ALL_TRUE: u32 = 0x75;
pub const I32X4_SHL: u32 = 0x76;
pub const I32X4_SHR_S: u32 = 0x77;
pub const I32X4_SHR_U: u32 = 0x78;
pub const I32X4_ADD: u32 = 0x79;
pub const I32X4_ADD_SATURATE_S: u32 = 0x7a;
pub const I32X4_ADD_SATURATE_U: u32 = 0x7b;
pub const I32X4_SUB: u32 = 0x7c;
pub const I32X4_SUB_SATURATE_S: u32 = 0x7d;
pub const I32X4_SUB_SATURATE_U: u32 = 0x7e;
pub const I32X4_MUL: u32 = 0x7f;
pub const I64X2_NEG: u32 = 0x84;
pub const I64X2_ANY_TRUE: u32 = 0x85;