{"payload":{"pageCount":3,"repositories":[{"type":"Public","name":"tools","owner":"dau-dev","isFork":false,"description":"Software Tools","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-13T01:37:38.721Z"}},{"type":"Public","name":"nitefury-notes","owner":"dau-dev","isFork":false,"description":"Notes setting up / using NiteFury","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-02T14:27:34.643Z"}},{"type":"Public","name":"litepcie","owner":"dau-dev","isFork":true,"description":"Small footprint and configurable PCIe core","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":109,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-18T20:24:16.278Z"}},{"type":"Public","name":"simview","owner":"dau-dev","isFork":true,"description":"","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":7,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:22:07.923Z"}},{"type":"Public","name":"yosys-f4pga-plugins","owner":"dau-dev","isFork":true,"description":"Plugins for Yosys developed as part of the F4PGA project.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":46,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:21:21.918Z"}},{"type":"Public","name":"verilog-ethernet","owner":"dau-dev","isFork":true,"description":"Verilog Ethernet components for FPGA implementation","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":611,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:21:05.891Z"}},{"type":"Public","name":"litedram","owner":"dau-dev","isFork":true,"description":"Small footprint and configurable DRAM core","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":113,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:06:37.379Z"}},{"type":"Public","name":"litejesd204b","owner":"dau-dev","isFork":true,"description":"Small footprint and configurable JESD204B core","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":10,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:06:30.118Z"}},{"type":"Public","name":"litesdcard","owner":"dau-dev","isFork":true,"description":"Small footprint and configurable SDCard core","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":33,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:06:19.745Z"}},{"type":"Public","name":"litespi","owner":"dau-dev","isFork":true,"description":"Small footprint and configurable SPI core","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":21,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:06:14.138Z"}},{"type":"Public","name":"migen","owner":"dau-dev","isFork":true,"description":"A Python toolbox for building complex digital hardware","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":210,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:06:03.752Z"}},{"type":"Public","name":"f4pga-examples","owner":"dau-dev","isFork":true,"description":"Example designs showing different ways to use F4PGA toolchains.","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":77,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:05:18.096Z"}},{"type":"Public","name":"corundum","owner":"dau-dev","isFork":true,"description":"Open source FPGA-based NIC and platform for in-network compute","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":377,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:04:26.608Z"}},{"type":"Public","name":"Surelog","owner":"dau-dev","isFork":true,"description":"SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX ","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":67,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T20:03:32.371Z"}},{"type":"Public","name":"PYNQ","owner":"dau-dev","isFork":true,"description":"Python Productivity for ZYNQ","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Jupyter Notebook","color":"#DA5B0B"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":801,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:59:15.250Z"}},{"type":"Public","name":"litex","owner":"dau-dev","isFork":true,"description":"Build your hardware, easily!","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":529,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:58:28.374Z"}},{"type":"Public","name":"litex-boards","owner":"dau-dev","isFork":true,"description":"LiteX boards files","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":271,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:58:26.633Z"}},{"type":"Public","name":"amaranth-boards","owner":"dau-dev","isFork":true,"description":"Board definitions for Amaranth HDL","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":106,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:58:21.510Z"}},{"type":"Public","name":"synlig","owner":"dau-dev","isFork":true,"description":"SystemVerilog support for Yosys","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":20,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:58:17.396Z"}},{"type":"Public","name":"openFPGALoader","owner":"dau-dev","isFork":true,"description":"Universal utility for programming FPGA","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":225,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:58:12.903Z"}},{"type":"Public","name":"verilog-pcie","owner":"dau-dev","isFork":true,"description":"Verilog PCI express components","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":263,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:58:06.554Z"}},{"type":"Public","name":"basejump_stl","owner":"dau-dev","isFork":true,"description":"BaseJump STL: A Standard Template Library for SystemVerilog","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":95,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:57:46.110Z"}},{"type":"Public","name":"litesata","owner":"dau-dev","isFork":true,"description":"Small footprint and configurable SATA core","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":33,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:57:41.123Z"}},{"type":"Public","name":"litescope","owner":"dau-dev","isFork":true,"description":"Small footprint and configurable embedded FPGA logic analyzer","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":38,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:57:37.599Z"}},{"type":"Public","name":"amaranth","owner":"dau-dev","isFork":true,"description":"A modern hardware definition language and toolchain based on Python","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":165,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:57:33.817Z"}},{"type":"Public","name":"amaranth-soc","owner":"dau-dev","isFork":true,"description":"System on Chip toolkit for Amaranth HDL","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":24,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:57:28.202Z"}},{"type":"Public","name":"cocotb","owner":"dau-dev","isFork":true,"description":"cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":481,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:57:23.872Z"}},{"type":"Public","name":"liteeth","owner":"dau-dev","isFork":true,"description":"Small footprint and configurable Ethernet core","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":82,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:57:21.518Z"}},{"type":"Public","name":"liteiclink","owner":"dau-dev","isFork":true,"description":"Small footprint and configurable Inter-Chip communication cores","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":19,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:56:53.009Z"}},{"type":"Public","name":"systemverilog-plugin","owner":"dau-dev","isFork":true,"description":"SystemVerilog support for Yosys","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":20,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-09T19:56:28.891Z"}}],"repositoryCount":66,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}