{"payload":{"header_redesign_enabled":false,"results":[{"id":"224885491","archived":false,"color":"#6E4C13","followers":393,"has_funding_file":false,"hl_name":"openhwgroup/core-v-verif","hl_trunc_description":"Functional verification project for the CORE-V family of RISC-V cores.","language":"Assembly","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":224885491,"name":"core-v-verif","owner_id":51096416,"owner_login":"openhwgroup","updated_at":"2024-06-11T16:15:04.173Z","has_issues":true}},"sponsorable":false,"topics":["verification","systemverilog","uvm","risc-v"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":6,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":77,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aopenhwgroup%252Fcore-v-verif%2B%2Blanguage%253AAssembly","metadata":null,"csrf_tokens":{"/openhwgroup/core-v-verif/star":{"post":"XTaeu2fud1XN-5mOi8tjQsUXAFkXhMfc3V7-JqqmHQk5VxYOkk_DHgHZfJnr4W7pzVsAYJVlB5xWRtx7OhYNIg"},"/openhwgroup/core-v-verif/unstar":{"post":"haoF-QHp1ac_m1reDSUDp3nfBfymyPLErAXahBI1mFqF3Nk5IzLvytwC89nVWBc6nBgtTNZADNO_KTmwh97mFg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"HOPQ7qkTfetFXV7tnjZMGkT2NfAY2dcU3O8Y3Iyok8BRyugPzC19HToEKxcJa1N1F76hw7Cz0DIKkUjX3PENzg"}}},"title":"Repository search results"}