{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":224885491,"defaultBranch":"master","name":"core-v-verif","ownerLogin":"openhwgroup","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-11-29T16:09:33.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/51096416?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1718010556.0","currentOid":""},"activityList":{"items":[{"before":"769322541360ff8be5507c338ed13efd9832e90c","after":"010138d7d1d2aa2b8e41562ddf7035536fe72587","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-06-11T16:15:04.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2466 from dd-baoshan/cv32e40p/dev\n\nFix issue found in random tests","shortMessageHtmlLink":"Merge pull request #2466 from dd-baoshan/cv32e40p/dev"}},{"before":"a5a7e9423662b1990f1f4169085e2454c2ffef2a","after":"835720badada8c2416ec990caad8bdac7559b56b","ref":"refs/heads/master","pushedAt":"2024-06-09T17:00:06.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Merge pull request #2460 from MarioOpenHWGroup/fix/csr_injection\n\n[TANDEM] Fix CSR injection","shortMessageHtmlLink":"Merge pull request #2460 from MarioOpenHWGroup/fix/csr_injection"}},{"before":"b92d30f4d3f4f5f50056e5267a03d02a66b7b6da","after":"a5a7e9423662b1990f1f4169085e2454c2ffef2a","ref":"refs/heads/master","pushedAt":"2024-06-06T13:23:06.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2464 from MarioOpenHWGroup/fix/comp_corev-dv-rtl-dependency\n\nRemove RTL dependency from corev-dv compilation","shortMessageHtmlLink":"Merge pull request #2464 from MarioOpenHWGroup/fix/comp_corev-dv-rtl-…"}},{"before":"e4e265a3f8f9663191710e7cc5848f60817969bb","after":"769322541360ff8be5507c338ed13efd9832e90c","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-06-06T10:56:34.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"pascalgouedo","name":null,"path":"/pascalgouedo","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/50991149?s=80&v=4"},"commit":{"message":"Merge pull request #2463 from dd-baoshan/cv32e40p/dev\n\nFix issue found in random tests","shortMessageHtmlLink":"Merge pull request #2463 from dd-baoshan/cv32e40p/dev"}},{"before":"e2f37a5939a960f0a081350db658efa52ef0ba69","after":"e4e265a3f8f9663191710e7cc5848f60817969bb","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-06-05T14:55:50.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2461 from dd-BeeNee/cv32e40p/dev_bnl_ww23\n\nAdd RTL Code Coverage waivers following confirmation using SLEC app of JasperGold and SiemensEDA QuestaFormal.","shortMessageHtmlLink":"Merge pull request #2461 from dd-BeeNee/cv32e40p/dev_bnl_ww23"}},{"before":"d3c431cd6a22cc7f434ec601c22ec38d617bd0cb","after":"e2f37a5939a960f0a081350db658efa52ef0ba69","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-06-04T17:34:58.000Z","pushType":"pr_merge","commitsCount":8,"pusher":{"login":"pascalgouedo","name":null,"path":"/pascalgouedo","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/50991149?s=80&v=4"},"commit":{"message":"Merge pull request #2456 from dd-baoshan/cv32e40p/dev\n\nFix issues that found during regression for corner cases","shortMessageHtmlLink":"Merge pull request #2456 from dd-baoshan/cv32e40p/dev"}},{"before":"416fddcfe7d9f1eec131139963a637dc6ac4b75e","after":"b92d30f4d3f4f5f50056e5267a03d02a66b7b6da","ref":"refs/heads/master","pushedAt":"2024-05-31T21:42:07.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Merge pull request #2416 from ThalesSiliconSecurity/AXISlave_Agent\n\naxi_agent: new AXI agent transaction based","shortMessageHtmlLink":"Merge pull request #2416 from ThalesSiliconSecurity/AXISlave_Agent"}},{"before":"315715e7c025daba1700d5f7418064bfc73176d1","after":"d3c431cd6a22cc7f434ec601c22ec38d617bd0cb","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-31T14:19:00.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2459 from XavierAubert/cv32e40p/xau_test_list\n\n updated test list & added missing test cases in DV Plans","shortMessageHtmlLink":"Merge pull request #2459 from XavierAubert/cv32e40p/xau_test_list"}},{"before":"450b80f81a918455a075701d482a08de4d85cbc2","after":"315715e7c025daba1700d5f7418064bfc73176d1","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-31T13:29:08.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2457 from dd-BeeNee/cv32e40p/dev_bnl_ww22\n\nAdd RTL code coverage waiver for some instances in FPU","shortMessageHtmlLink":"Merge pull request #2457 from dd-BeeNee/cv32e40p/dev_bnl_ww22"}},{"before":"2727aa92f14f317114676cf1c846cd860ea96766","after":"450b80f81a918455a075701d482a08de4d85cbc2","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-30T13:51:11.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2455 from dd-BeeNee/cv32e40p/dev_bnl_WW22\n\nUpdate v2 DvPlan annotation after review.","shortMessageHtmlLink":"Merge pull request #2455 from dd-BeeNee/cv32e40p/dev_bnl_WW22"}},{"before":"3206c283fc50d32c4691df50eb9554e2584e2c03","after":"c71f2781f10744fb7fc82e0a484a6b7f21107360","ref":"refs/heads/cv32e40s/release","pushedAt":"2024-05-30T09:13:22.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"silabs-robin","name":null,"path":"/silabs-robin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/75431602?s=80&v=4"},"commit":{"message":"Merge pull request #2454 from silabs-robin/vsim_adv_debug_fix\n\nQuestasim - Fix ADV_DEBUG","shortMessageHtmlLink":"Merge pull request #2454 from silabs-robin/vsim_adv_debug_fix"}},{"before":"7ed8d56d98eca65e6f6ecad9fa4799c5a81de012","after":"2727aa92f14f317114676cf1c846cd860ea96766","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-29T16:13:11.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2449 from dd-baoshan/cv32e40p/dev\n\nFix hwloop covg model corner issue related to irq check","shortMessageHtmlLink":"Merge pull request #2449 from dd-baoshan/cv32e40p/dev"}},{"before":"a2d201d46a7f7f24f868dd0e2579cc5c8416859a","after":"7ed8d56d98eca65e6f6ecad9fa4799c5a81de012","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-29T14:50:55.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2453 from XavierAubert/cv32e40p/fix_2439_PR_issue\n\nCorrected a non-expected behavior due to PR2439","shortMessageHtmlLink":"Merge pull request #2453 from XavierAubert/cv32e40p/fix_2439_PR_issue"}},{"before":"4a70806f3cd8ddb5d693f4bfb99d16a4fbd2a15e","after":"416fddcfe7d9f1eec131139963a637dc6ac4b75e","ref":"refs/heads/master","pushedAt":"2024-05-29T14:40:55.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2452 from MarioOpenHWGroup/2450/fix-env-variables\n\nFix riscv-isa-sim compilation in Makefiles","shortMessageHtmlLink":"Merge pull request #2452 from MarioOpenHWGroup/2450/fix-env-variables"}},{"before":"399438e92ae9dc0b94b97bfd764d34ac865c1b07","after":"4a70806f3cd8ddb5d693f4bfb99d16a4fbd2a15e","ref":"refs/heads/master","pushedAt":"2024-05-29T08:03:20.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"MarioOpenHWGroup","name":null,"path":"/MarioOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/126794505?s=80&v=4"},"commit":{"message":"Merge pull request #2412 from MarioOpenHWGroup/feature/more-tandem-params-and-fixes\n\nFixes for riscv-isa-sim","shortMessageHtmlLink":"Merge pull request #2412 from MarioOpenHWGroup/feature/more-tandem-pa…"}},{"before":"3a50f5ec2361a2911af3a008c1b4c4f35305651c","after":"a2d201d46a7f7f24f868dd0e2579cc5c8416859a","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-27T12:58:34.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2448 from dd-baoshan/cv32e40p/dev\n\nFix incorrect stack flow during nested irq","shortMessageHtmlLink":"Merge pull request #2448 from dd-baoshan/cv32e40p/dev"}},{"before":"c60e3bd16ba32cd6c3b24bcc9272b13edcfab446","after":"3a50f5ec2361a2911af3a008c1b4c4f35305651c","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-24T12:15:48.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2447 from dd-BeeNee/cv32e40p/dev_bnl_ww21\n\nAdd 2 waivers for RTL code coverage (condition, for CFG_P_F0) after proven unreachable using Questa Formal","shortMessageHtmlLink":"Merge pull request #2447 from dd-BeeNee/cv32e40p/dev_bnl_ww21"}},{"before":"440a944282c74914168a18a8543e1c329ee701db","after":"c60e3bd16ba32cd6c3b24bcc9272b13edcfab446","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-23T13:02:16.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2445 from dd-baoshan/cv32e40p/dev\n\nFix issues found in random tests","shortMessageHtmlLink":"Merge pull request #2445 from dd-baoshan/cv32e40p/dev"}},{"before":"a845aa7b9c593eef86b2a666cfe9c5a703dc2605","after":"3206c283fc50d32c4691df50eb9554e2584e2c03","ref":"refs/heads/cv32e40s/release","pushedAt":"2024-05-23T10:35:43.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"silabs-hfegran","name":"Henrik Fegran","path":"/silabs-hfegran","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/75469886?s=80&v=4"},"commit":{"message":"Merge pull request #2446 from silabs-robin/srelease_vsim_fixes\n\ns/release Vsim Fixes","shortMessageHtmlLink":"Merge pull request #2446 from silabs-robin/srelease_vsim_fixes"}},{"before":"4e6e8604fa295e9974924abcf3e447ab60805f88","after":"399438e92ae9dc0b94b97bfd764d34ac865c1b07","ref":"refs/heads/master","pushedAt":"2024-05-22T12:56:56.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MarioOpenHWGroup","name":null,"path":"/MarioOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/126794505?s=80&v=4"},"commit":{"message":"Merge pull request #2424 from xiaoweish/add-support-to-B-ext\n\nAdd support to ratified B Standard Extension for Bit Manip. Instructions","shortMessageHtmlLink":"Merge pull request #2424 from xiaoweish/add-support-to-B-ext"}},{"before":"b3df5caa593fc4216cd8cad12c92f36ae34d9099","after":"a845aa7b9c593eef86b2a666cfe9c5a703dc2605","ref":"refs/heads/cv32e40s/release","pushedAt":"2024-05-22T08:29:10.000Z","pushType":"pr_merge","commitsCount":133,"pusher":{"login":"silabs-robin","name":null,"path":"/silabs-robin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/75431602?s=80&v=4"},"commit":{"message":"Merge pull request #2427 from silabs-robin/merge_master_to_srelease\n\nMerge master to srelease","shortMessageHtmlLink":"Merge pull request #2427 from silabs-robin/merge_master_to_srelease"}},{"before":"226cdb4e250b1f323a801ff1e781170ced6374eb","after":"440a944282c74914168a18a8543e1c329ee701db","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-19T18:47:14.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2443 from dd-baoshan/cv32e40p/dev\n\n(Redo) Add store restore SP for fpu streams when load store with sp is enabled","shortMessageHtmlLink":"Merge pull request #2443 from dd-baoshan/cv32e40p/dev"}},{"before":"2decd1ce0a10c6a03b723b4fd0e95622d0feb41e","after":"4e6e8604fa295e9974924abcf3e447ab60805f88","ref":"refs/heads/master","pushedAt":"2024-05-17T14:23:05.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"JeanRochCoulon","name":null,"path":"/JeanRochCoulon","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/56552370?s=80&v=4"},"commit":{"message":"Merge pull request #2442 from ThalesSiliconSecurity/fix/spike-version-reporting\n\n[Spike] Use correct value of Git short hash when printing Spike version.","shortMessageHtmlLink":"Merge pull request #2442 from ThalesSiliconSecurity/fix/spike-version…"}},{"before":"3c9cf8952d72dc00878c56354c52e7ca6a375ef0","after":"226cdb4e250b1f323a801ff1e781170ced6374eb","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-17T13:36:34.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"pascalgouedo","name":null,"path":"/pascalgouedo","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/50991149?s=80&v=4"},"commit":{"message":"Merge pull request #2441 from pascalgouedo/cv32e40p/dev_dd_pgo\n\nReverted PR #2440 as it caused fatal error.","shortMessageHtmlLink":"Merge pull request #2441 from pascalgouedo/cv32e40p/dev_dd_pgo"}},{"before":"974da2ffdefa9463f1c76ebe9a6c88a1f56a129c","after":"3c9cf8952d72dc00878c56354c52e7ca6a375ef0","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-17T12:58:30.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2440 from dd-baoshan/cv32e40p/dev\n\nAdd store restore SP for fpu streams when load store with sp is enabled","shortMessageHtmlLink":"Merge pull request #2440 from dd-baoshan/cv32e40p/dev"}},{"before":"5dcf45647bdcc47f2d1ccb74fd83612960464bec","after":"974da2ffdefa9463f1c76ebe9a6c88a1f56a129c","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-16T16:00:14.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2439 from XavierAubert/cv32e40p/load_store_compress_fix\n\nCV32E40P fix for mem stress scenario with compressed instructions","shortMessageHtmlLink":"Merge pull request #2439 from XavierAubert/cv32e40p/load_store_compre…"}},{"before":"598b58025e43f59819aecbfce60fb5519047df16","after":"5dcf45647bdcc47f2d1ccb74fd83612960464bec","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-16T15:12:01.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2438 from pascalgouedo/cv32e40p/dev_dd_pgo\n\nNew define to enable ImperasDV model CV32E40P patch.","shortMessageHtmlLink":"Merge pull request #2438 from pascalgouedo/cv32e40p/dev_dd_pgo"}},{"before":"57e4113e78376aab7a7d565b8391d5e05a0a617f","after":"598b58025e43f59819aecbfce60fb5519047df16","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-16T14:45:00.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2437 from dd-baoshan/cv32e40p/dev\n\nFix tb issues","shortMessageHtmlLink":"Merge pull request #2437 from dd-baoshan/cv32e40p/dev"}},{"before":"3728f313b1c50d8a780f7ca63b42d71cfa0e170d","after":"2decd1ce0a10c6a03b723b4fd0e95622d0feb41e","ref":"refs/heads/master","pushedAt":"2024-05-15T16:22:38.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"MarioOpenHWGroup","name":null,"path":"/MarioOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/126794505?s=80&v=4"},"commit":{"message":"Merge pull request #2436 from MikeOpenHWGroup/MikeOpenHWGroup-fix-um-links\n\nFix user-manual links","shortMessageHtmlLink":"Merge pull request #2436 from MikeOpenHWGroup/MikeOpenHWGroup-fix-um-…"}},{"before":"b73c5342b30dae1190b6eb58e6a934d0d3b8554b","after":"57e4113e78376aab7a7d565b8391d5e05a0a617f","ref":"refs/heads/cv32e40p/dev","pushedAt":"2024-05-14T14:46:12.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"MikeOpenHWGroup","name":"Mike Thompson","path":"/MikeOpenHWGroup","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/55248931?s=80&v=4"},"commit":{"message":"Merge pull request #2431 from dd-baoshan/cv32e40p/dev\n\nAdd esle clause on assertion","shortMessageHtmlLink":"Merge pull request #2431 from dd-baoshan/cv32e40p/dev"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEYm-OTQA","startCursor":null,"endCursor":null}},"title":"Activity · openhwgroup/core-v-verif"}