Skip to content

Latest commit

 

History

History
8 lines (5 loc) · 347 Bytes

README.md

File metadata and controls

8 lines (5 loc) · 347 Bytes

Mini CPU Project

Mini CPU designed in Verilog HDL.

Handles stalling, forwarding, and basic processor instructions including adding, subtracting values in registers, as well as immediate values.

Also handles loading and storing words to and from memeory.

Written in Verilog HDL, designed and tested on the Xilinx Vivado virtual FPGA platform.