{"payload":{"header_redesign_enabled":false,"results":[{"id":"114466738","archived":false,"color":"#adb2cb","followers":5,"has_funding_file":false,"hl_name":"lazyoracle/vhdl-processor","hl_trunc_description":"An 8-bit processor in VHDL based on a simple instruction set","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":114466738,"name":"vhdl-processor","owner_id":11018951,"owner_login":"lazyoracle","updated_at":"2019-03-07T14:08:30.043Z","has_issues":true}},"sponsorable":false,"topics":["processor-architecture","fpga","processor","vhdl","verilog","vivado","hardware-designs","hdl","xilinx-fpga","processor-simulator","hardware-description-language","digital-electronics","altera-fpga","processor-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":86,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Alazyoracle%252Fvhdl-processor%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/lazyoracle/vhdl-processor/star":{"post":"T_P79pm3eWgG2mi0AcyA6j07oiCjy-9YK3TozXx4CQiMa394ddN9s81rrO8l9ddYSNlT7dwf-w3MeEG32cRoAA"},"/lazyoracle/vhdl-processor/unstar":{"post":"ZbBHYcwxFCLBIS7qUunitsYAw_49scynQ0kUL4N72UeQRPQM9Nzdn1MNQ6rK-8LrFj9yFAcbMITmihJL6-1fRQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"mbQ5z1QO4y_QaTN5zV9uhl3X-9X4Kr8hZaOcdrhfCQxuUp3F-ajt7_9hCDT84LJ-UER7lj21kxlkKi8cyzHbHA"}}},"title":"Repository search results"}