{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":27425638,"defaultBranch":"stable","name":"gem5","ownerLogin":"gem5","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2014-12-02T09:46:00.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/1524926?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1716306703.0","currentOid":""},"activityList":{"items":[{"before":"ef2a9110b7412cd526867dadd686e65fb3e4a5ac","after":"fd0e6acc94885aa1ef868363eebd32504c96693e","ref":"refs/heads/stable","pushedAt":"2024-05-30T17:19:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Fix daily-tests\n\n1. Typo in container.\n2. Add compression level to minimize size of generated artifact.\n\nChange-Id: I854e814162fb434ad50a64e3070b943905e4134b","shortMessageHtmlLink":"misc: Fix daily-tests"}},{"before":"a0de33110b81a59d750f8c622b2b0940b66cf206","after":"3b7307182f272756bd805ca2d5f4af79efa639a0","ref":"refs/heads/develop","pushedAt":"2024-05-30T17:16:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Fix daily-tests\n\n1. Typo in container.\n2. Add compression level to minimize size of generated artifact.\n\nChange-Id: I854e814162fb434ad50a64e3070b943905e4134b","shortMessageHtmlLink":"misc: Fix daily-tests"}},{"before":"efbfdeabd785c3b01ae66094a4d3801a390c3635","after":"a0de33110b81a59d750f8c622b2b0940b66cf206","ref":"refs/heads/develop","pushedAt":"2024-05-30T16:44:34.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"arch-vega: Fix clang comp error due to constant exp (#1183)\n\nThe lines `constexpr int B_I = std::ceil(64.0f / (N * M / H));` caused\r\nthe following compilation error in clang Version 16:\r\n\r\n```\r\nerror: constexpr variable 'B_I' must be initialized by a constant\r\nexpression\r\n```\r\n\r\n`std::ceil` is not a const expression. Therefore instances of this\r\nexpression in instructions.hh have been replaced with a constant\r\nexpression friendly alternative.\r\n\r\nThis is calling our compiler tests to fail:\r\nhttps://github.com/gem5/gem5/actions/runs/9288296434/job/25559409142\r\n\r\nChange-Id: I74da1dab08b335c59bdddef6581746a94107f370","shortMessageHtmlLink":"arch-vega: Fix clang comp error due to constant exp (#1183)"}},{"before":"7c1207d5c449dfa8639558a5449ca014e9c8705a","after":"efbfdeabd785c3b01ae66094a4d3801a390c3635","ref":"refs/heads/develop","pushedAt":"2024-05-30T16:36:30.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"mem-ruby: Reduce handshaking between CorePair and dir (#1117)\n\nCurrently when data is downgraded by MOESI_AMD_Base-CorePair (e.g. due\r\nto a replacement) this requires a 4-way handshake between the CorePair\r\nand the dir. Specifically, the CorePair send a message telling the dir\r\nit'd like to downgrade then, the dir sends an ACK back and then, the\r\nCorePair writes the data back, and finally, the dir ACKs the writeback.\r\nThis is very inefficient and not representative of how modern protocols\r\ndowngrade a request. Accordingly, this commits updates the downgrade\r\nsupport such that the CorePair writes back the data immediately and then\r\nthe dir ACKs it.\r\nThus, this approach requires only a 2-way handshake.\r\n\r\nChange-Id: I7ebc85bb03e8ce46a8847e3240fc170120e9fcd6\r\n\r\nCo-authored-by: Neeraj Surawar ","shortMessageHtmlLink":"mem-ruby: Reduce handshaking between CorePair and dir (#1117)"}},{"before":"bbdaae540c3745d1bc0833059ac15e0dfa388f14","after":"ef2a9110b7412cd526867dadd686e65fb3e4a5ac","ref":"refs/heads/stable","pushedAt":"2024-05-30T14:48:47.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Merge .github dir develop -> stable (#1189)","shortMessageHtmlLink":"misc: Merge .github dir develop -> stable (#1189)"}},{"before":"65b86cfac98338153936b6b308368f8edf961d3d","after":"7c1207d5c449dfa8639558a5449ca014e9c8705a","ref":"refs/heads/develop","pushedAt":"2024-05-30T14:45:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Another attempt to fix the merge-upload in for daily (#1188)\n\nChange-Id: I6a6064ec3b5be4ac1f7d6cd3c2f6c0ca62d2cfcd","shortMessageHtmlLink":"misc: Another attempt to fix the merge-upload in for daily (#1188)"}},{"before":"8404ae276bf3eed701aeeaec3cef0ed3b4f5de5b","after":"bbdaae540c3745d1bc0833059ac15e0dfa388f14","ref":"refs/heads/stable","pushedAt":"2024-05-30T11:29:55.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Sync .github dir to stable (#1185)","shortMessageHtmlLink":"misc: Sync .github dir to stable (#1185)"}},{"before":"7fa0342a7c7982967c948b346ba7077dce54efd2","after":"65b86cfac98338153936b6b308368f8edf961d3d","ref":"refs/heads/develop","pushedAt":"2024-05-30T11:27:40.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Fix daily tests merge-artifacts (#1184)","shortMessageHtmlLink":"misc: Fix daily tests merge-artifacts (#1184)"}},{"before":"b161172f65836246e18ad5ad7b51c0a4b2d08952","after":"7fa0342a7c7982967c948b346ba7077dce54efd2","ref":"refs/heads/develop","pushedAt":"2024-05-29T17:41:35.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"mem-cache: Fix maybe-uninitialized warning (#1179)\n\nWhen compiler tries to inline a vector construction with a default value\r\nas default constructed ReplaceableEntry. It can complain about the\r\nuninitialized member.\r\n\r\nLet's provide basic initialization to the members.\r\n\r\nExample codepath:\r\n SignaturePathV2 constructor\r\n -> GlobalHistoryEntry() as init_value to AssociativeSet\r\n -> AssociativeSet initialize vector with init_value","shortMessageHtmlLink":"mem-cache: Fix maybe-uninitialized warning (#1179)"}},{"before":"9027d5c3e258c93694bc876f942bd8c5e9da58db","after":"b161172f65836246e18ad5ad7b51c0a4b2d08952","ref":"refs/heads/develop","pushedAt":"2024-05-29T15:07:44.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"arch-arm: Fix memory attributes of table walks (#1180)\n\nThis PR is doing the following:\r\n\r\n1) Fixing memory attributes of partial translation entries (table walks)\r\n2) Properly setting the cacheability of table walks","shortMessageHtmlLink":"arch-arm: Fix memory attributes of table walks (#1180)"}},{"before":"7d339ee79bae1ab51b9987be7f0d9d8a631c8638","after":"9027d5c3e258c93694bc876f942bd8c5e9da58db","ref":"refs/heads/develop","pushedAt":"2024-05-29T15:04:44.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"arch-x86: set AF=0 when logical instructions execute (#1171)\n\nFix #1168. Prevent logical instructions like AND, OR, and TEST from\r\nhaving input dependencies on the previous value of the Zaps register\r\n(ZF+AF+PF+SF) by having them set AF=0, rather than not modifying AF.","shortMessageHtmlLink":"arch-x86: set AF=0 when logical instructions execute (#1171)"}},{"before":"ce0bb4655c9e881f1037b28980a041a585da5eed","after":"7d339ee79bae1ab51b9987be7f0d9d8a631c8638","ref":"refs/heads/develop","pushedAt":"2024-05-29T14:55:49.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"util: allow to override ARCH in cxx config's Makefile (#1165)\n\nallow to override ARCH in cxx config's Makefile\r\n\r\ngem5 issue: #1164","shortMessageHtmlLink":"util: allow to override ARCH in cxx config's Makefile (#1165)"}},{"before":"a54d3198a820e1f6ae74d8b0eda47f112e4afe6f","after":"ce0bb4655c9e881f1037b28980a041a585da5eed","ref":"refs/heads/develop","pushedAt":"2024-05-29T14:54:29.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"util-docker,gpu,gpu-compute: Improve GCN-GPU Dockerfile (#1170)\n\n* The GCC used in the GCN-GPU images was increase from version 8 to \r\n version 10. This was necessary due to PR #1145 which made GCC require\r\nGCC >=10. This patch was previously part of #1161 but has been merged\r\ninto\r\n this PR.\r\n* A patch has been applied to ROCm-OpenCL-Runtime to fix a linking error\r\n in which there were multiple definitions of `ret_val`. This issue is\r\nhighlighted here:\r\nhttps://github.com/ROCm/ROCm-OpenCL-Runtime/issues/113.\r\n This was previously part #1161 but has been moved into this PR.\r\n* The Dockerfile's `RUN` command (built to layers in the Docker image)\r\n have been refactored so sources and built objects are deleted in the\r\n same RUN command as where they were built and installed. This reduces\r\n the size of the image substantially: from 16.3GB down to 6.6GB.\r\n* The `apt upgrade` has been removed. This step (previously at the start\r\n of the file) did nothing of importance. Removing it saves both time\r\nbuilding the image and reduces the size of the image by a small amount.\r\n* `--depth=1` is used when cloning repositories so the entire commit\r\ntree\r\n tree is not pulled each time. This saves some time when building the\r\n image.\r\n* `apt -y update` has been added where `apt -y install` is used so\r\n CACHED image layers do not become an issue in the future if the image\r\n were to be rebuilt.","shortMessageHtmlLink":"util-docker,gpu,gpu-compute: Improve GCN-GPU Dockerfile (#1170)"}},{"before":"07f6b7c59c7554778f4b17e3844bf7f9e128abd4","after":"a54d3198a820e1f6ae74d8b0eda47f112e4afe6f","ref":"refs/heads/develop","pushedAt":"2024-05-29T14:54:04.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"arch-x86: break 32/64-bit mov's input dependency on prior dest value (#1172)\n\nFix #1169. Break the input dependency of 32-bit and 64-bit 'mov'\r\nmicro-ops on the prior value in the destination register. Such a\r\ndependency is required for 8-bit and 16-bit moves, as they do not\r\ncompletely overwrite the value in the destination register. However, it\r\nis unnecessary for 32-bit moves (which implicitly zero the upper 32\r\nbits) and 64-bit moves.\r\n\r\nThis patch implements the fix by adding a new code template field inside\r\nthe generated constructors of X86StaticInst's, called `invalidate_srcs`,\r\nwhich instruction implementations like `mov` can use to conditionally\r\ninvalidate particular source registers as needed. In `mov`'s case, this\r\nis when the data size is 32 or 64 bits.\r\n\r\nChange-Id: Ib2aef6be6da08752640ea3414b90efb7965be924","shortMessageHtmlLink":"arch-x86: break 32/64-bit mov's input dependency on prior dest value (#…"}},{"before":"0b2243bb0a262bf97f45948b579ccf8b1a8ee35d","after":"8404ae276bf3eed701aeeaec3cef0ed3b4f5de5b","ref":"refs/heads/stable","pushedAt":"2024-05-29T14:48:13.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Sync .github develop -> stable (#1181)","shortMessageHtmlLink":"misc: Sync .github develop -> stable (#1181)"}},{"before":"c4ed23a10b51f2f4f3c40fac060e8b34f5b18848","after":"07f6b7c59c7554778f4b17e3844bf7f9e128abd4","ref":"refs/heads/develop","pushedAt":"2024-05-29T14:15:46.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"abmerop","name":"Matthew Poremba","path":"/abmerop","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4081029?s=80&v=4"},"commit":{"message":"dev-amdgpu: Fix pending PCI RLC doorbell (#1157)\n\nSDMA RLC queues do not currently remove their doorbell mapping. This can\r\ncause issues re-registering the queue and prevents the pending doorbells\r\nfeature from working. In addition the data value of the doorbell (the\r\nring buffer rptr) is not saved, leading to UB when this workaround is\r\nused.\r\n\r\nThis commit removes the doorbell mapping from the gpu device when the\r\nSDMA engine unmaps an RLC queue and copies the next doorbell value to\r\nthe pending packet as was originally intended.\r\n\r\nChange-Id: Ifd551450f439c065579afcf916f8ff192e7598ab","shortMessageHtmlLink":"dev-amdgpu: Fix pending PCI RLC doorbell (#1157)"}},{"before":"4acc20dac197d0e47a66bb9d80955c26dc3bf89c","after":"c4ed23a10b51f2f4f3c40fac060e8b34f5b18848","ref":"refs/heads/develop","pushedAt":"2024-05-29T10:54:24.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"giactra","name":"Giacomo Travaglini","path":"/giactra","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12021886?s=80&v=4"},"commit":{"message":"arch-arm: Implement HCR_EL2 force broadcast for EL1&0 TLBIs (#1175)\n\nAccording to the Arm architecture reference manual, it is possible to\r\nforce the broadcast of the following TLBIs:\r\n\r\nAArch64: TLBI VMALLE1, TLBI VAE1, TLBI ASIDE1, TLBI VAAE1, TLBI VALE1,\r\nTLBI VAALE1, IC IALLU, TLBI RVAE1, TLBI RVAAE1, TLBI RVALE1, and TLBI\r\nRVAALE1.\r\n\r\nAArch32: BPIALL, TLBIALL, TLBIMVA, TLBIASID, DTLBIALL, DTLBIMVA,\r\nDTLBIASID, ITLBIALL, ITLBIMVA, ITLBIASID, TLBIMVAA, ICIALLU, TLBIMVAL,\r\nand TLBIMVAAL.\r\n\r\nVia the HCR_EL2.FB bit\r\n\r\nChange-Id: Ib11aa05cd202fadfbd9221db7a2043051196ecbd\r\n\r\nSigned-off-by: Giacomo Travaglini ","shortMessageHtmlLink":"arch-arm: Implement HCR_EL2 force broadcast for EL1&0 TLBIs (#1175)"}},{"before":"e82cf20150daffbc06ccb9308267eff4517f728c","after":"4acc20dac197d0e47a66bb9d80955c26dc3bf89c","ref":"refs/heads/develop","pushedAt":"2024-05-28T19:55:30.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc,tests: Download all gem5 bins via one artifact (#1178)\n\nThe Daily Tests are failing when downloading artifacts as part of the\r\n`testlib-long-tests` matrix:\r\nhttps://github.com/gem5/gem5/actions/runs/9250821764/job/25448583827.\r\n\r\nIt _could_ be that since upgrading to `actions/download@v4`, we're\r\nhitting a limit as the `testlib-long-tests` are downloading every gem5\r\nbinary compiled in the `build-gem5` step, each with it's own\r\n`actions/download` step, for every test.\r\n\r\nThis change adds a small job after `build-gem5` which creates a merged\r\nartifact containing all the gem5 binaries then uses this to lessen the\r\nnumber of times this action is called in such a short period of time.\r\n\r\nEven if the bug still persists, this solution is neater than what was\r\nthere previously.","shortMessageHtmlLink":"misc,tests: Download all gem5 bins via one artifact (#1178)"}},{"before":"5ec1acaf5fdb767d187b8e6de5c516c2775bdb16","after":"e82cf20150daffbc06ccb9308267eff4517f728c","ref":"refs/heads/develop","pushedAt":"2024-05-28T18:02:01.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"abmerop","name":"Matthew Poremba","path":"/abmerop","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4081029?s=80&v=4"},"commit":{"message":"mem-ruby: Remove VIPER StoreThrough temp cache storage (#1156)\n\nStoreThrough in VIPER when the TCP is disabled, GLC bit is set, or SLC\r\nbit is set will bypass the TCP, but will temporarily allocate a cache\r\nentry seemingly to handle write coalescing with valid blocks. It does\r\nnot attempt to evict a block if the set is full and the address is\r\ninvalid. This causes a panic if the set is full as there is no spare\r\ncache entry to use temporarily to use for DataBlk manipulation. However,\r\na cache block is not required for this.\r\n\r\nThis commit removes using a cache block for StoreThrough with invalid\r\nblocks as there is no existing data to coalesce with. It creates no\r\nallocate variants of the actions needed in StoreThrough and pulls the\r\nDataBlk information from the in_msg instead. Non-invalid blocks do not\r\nhave this panic as they have a cache entry already.\r\n\r\nFixes issues with StoreThroughs on more aggressive architectures like\r\nMI300.\r\n\r\nChange-Id: Id8687eccb991e967bb5292068cbe7686e0930d7d","shortMessageHtmlLink":"mem-ruby: Remove VIPER StoreThrough temp cache storage (#1156)"}},{"before":"1dfaa224ffb6b62b7a1e72a022f36db40c09c599","after":"5ec1acaf5fdb767d187b8e6de5c516c2775bdb16","ref":"refs/heads/develop","pushedAt":"2024-05-28T17:54:18.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"arch-arm: TLBIs targeting EL2 regime are executable from S state (#1176)\n\nThose AArch64 instructions/registers were labelled as executable\r\nfrom EL3 only if SCR_EL3.NS == 1. This is not valid anymore\r\nafter the introduction of FEAT_SEL2","shortMessageHtmlLink":"arch-arm: TLBIs targeting EL2 regime are executable from S state (#1176)"}},{"before":"10dbfb8bb771beb0319b84d68e6861708df9f63b","after":"1dfaa224ffb6b62b7a1e72a022f36db40c09c599","ref":"refs/heads/develop","pushedAt":"2024-05-28T14:58:29.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"arch-vega: Fix GCC 13 build errors (#1162)\n\nThe new static analysis in GCC 13 finds issues with operand.hh. This\r\ncommit fixes the error so that gem5 compiles when BUILD_GPU is true.\r\n\r\nChange-Id: I6f4b0d350f0cabb6e356de20a46e1ca65fd0da55","shortMessageHtmlLink":"arch-vega: Fix GCC 13 build errors (#1162)"}},{"before":"4f6fdbf8bfc38c7d8f3a6281d676d73b9b8a097f","after":"10dbfb8bb771beb0319b84d68e6861708df9f63b","ref":"refs/heads/develop","pushedAt":"2024-05-28T10:03:07.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"giactra","name":"Giacomo Travaglini","path":"/giactra","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/12021886?s=80&v=4"},"commit":{"message":"arch-arm: Rewrite performTlbi to use map instead of switch (#1166)\n\nThis is making it easier for TLBI instructions to share code. Common\r\ncode (under the form of tlbi* functions) are closely matching the\r\ninstruction description in the Arm pseudocode\r\n\r\nChange-Id: If10c22fb4a7df2bcd0335e9761286ad3c458722b\r\n\r\nSigned-off-by: Giacomo Travaglini ","shortMessageHtmlLink":"arch-arm: Rewrite performTlbi to use map instead of switch (#1166)"}},{"before":"96fbc2068ab1f47dece87c136ebce7cc27847532","after":"4f6fdbf8bfc38c7d8f3a6281d676d73b9b8a097f","ref":"refs/heads/develop","pushedAt":"2024-05-26T03:18:42.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"arch-riscv: Fix c.jalr and c.jr instruction (#1163)\n\nThe bit 0 of register should be 0 for jump address. Wrong handling the\r\njump address may cause infinite run or segment fault.\r\n\r\ngem5 issue: https://github.com/gem5/gem5/issues/981","shortMessageHtmlLink":"arch-riscv: Fix c.jalr and c.jr instruction (#1163)"}},{"before":"1616d34003aa0d62ba0365a1f3932116188802d8","after":"96fbc2068ab1f47dece87c136ebce7cc27847532","ref":"refs/heads/develop","pushedAt":"2024-05-24T20:29:59.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"util, ext: Fix building TLM (#1105)\n\nFixed the issue that did not allow building TLM.\r\n\r\nBuild commands:\r\n```bash\r\nscons build/ARM/gem5.opt\r\nscons setconfig build/ARM USE_SYSTEMC=n\r\nscons --with-cxx-config --without-python --without-tcmalloc build/ARM/libgem5_opt.so\r\ncd util/tlm\r\nscons\r\n```\r\nFollowing this README, I tested it successfully with the simple examples:\r\nhttps://gem5.googlesource.com/public/gem5/+/master/util/tlm/README\r\n\r\nGitHub Issue: #591 \r\nChange-Id: If07fae2eb20ad62627e733573f61bc42d594f970\r\n\r\n---------\r\n\r\nCo-authored-by: Ivana Mitrovic ","shortMessageHtmlLink":"util, ext: Fix building TLM (#1105)"}},{"before":"1a68d71f07305b434427b063c762b93c56a47af3","after":"1616d34003aa0d62ba0365a1f3932116188802d8","ref":"refs/heads/develop","pushedAt":"2024-05-22T15:53:25.000Z","pushType":"pr_merge","commitsCount":12,"pusher":{"login":"abmerop","name":"Matthew Poremba","path":"/abmerop","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4081029?s=80&v=4"},"commit":{"message":"arch-vega: Template MFMA instructions (#1128)\n\ntemplated\r\n- v_mfma_f64_16x16x4f64\r\n\r\nadded support for\r\n- v_mfma_f32_32x32x2f32\r\n- v_mfma_f32_4x4x1_16b_f32\r\n- v_mfma_f32_16x16x4f32\r\n\r\n[formula for gprs\r\nneeded](https://github.com/ROCm/amd_matrix_instruction_calculator)\r\n\r\n[formulas for register layouts and lanes used in\r\ncomputation](https://www.amd.com/content/dam/amd/en/documents/instinct-tech-docs/instruction-set-architectures/amd-instinct-mi300-cdna3-instruction-set-architecture.pdf)\r\n\r\nChange-Id: I15d6c0a5865d58323ae8dbcb3f6dcb701a9ab3c7","shortMessageHtmlLink":"arch-vega: Template MFMA instructions (#1128)"}},{"before":"52fbc8ebcf9920451bdf77a8651658e69ec85d7b","after":"1a68d71f07305b434427b063c762b93c56a47af3","ref":"refs/heads/develop","pushedAt":"2024-05-22T14:32:52.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"util: Update gem5-resource-manager requirements (#1154)\n\nBumps [requests](https://github.com/psf/requests) from 2.31.0 to 2.32.0.\r\n\r\nChange-Id: I34df01fdd32cb300c4efc8cf072c0aa1137371bc","shortMessageHtmlLink":"util: Update gem5-resource-manager requirements (#1154)"}},{"before":"115322319c709a6e2a12e8b5c5299aa813d94633","after":"0b2243bb0a262bf97f45948b579ccf8b1a8ee35d","ref":"refs/heads/stable","pushedAt":"2024-05-21T18:56:17.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Sync stable .github dir with develop (#1155)","shortMessageHtmlLink":"misc: Sync stable .github dir with develop (#1155)"}},{"before":"6adb7a86373b95b9c257ad6bc598e952d51b95e1","after":"52fbc8ebcf9920451bdf77a8651658e69ec85d7b","ref":"refs/heads/develop","pushedAt":"2024-05-21T17:57:16.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Revert Dramsys Ubuntu to 22.04 to compile in gcc <13 (#1146)\n\nUntil https://github.com/gem5/gem5/issues/1121 is fixed, this change\r\nwill ensure our Weekly tests pass.","shortMessageHtmlLink":"misc: Revert Dramsys Ubuntu to 22.04 to compile in gcc <13 (#1146)"}},{"before":"33cebe9376132d2f80f39440ac01a31d0bb7a355","after":"6adb7a86373b95b9c257ad6bc598e952d51b95e1","ref":"refs/heads/develop","pushedAt":"2024-05-21T17:56:41.000Z","pushType":"pr_merge","commitsCount":5,"pusher":{"login":"BobbyRBruce","name":"Bobby R. Bruce","path":"/BobbyRBruce","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/43390222?s=80&v=4"},"commit":{"message":"misc: Remove gcc 8 support, gem5 support GCC >= v10 (#1145)\n\nnote: Due to #556 / #555, we don't support GCC 9. This PR removes gcc-8\r\nwhich means gem5 would support GCC >= version 10.\r\n\r\nThe reason for removing gcc-8:\r\n\r\n1. We already dropped support for gcc-9. I don't see any good reason to\r\nsupport anything <9 as a result.\r\n2. GCC is relatively old, and we're probably supporting a bit too many\r\ncompiler versions anyway. In Ubuntu 22.04, gcc-11 is downloaded by\r\ndefault with `apt`. It doesn't seem many system are still using gcc.\r\n3. There is a weird compiler bug in gcc-8 which is causes failure when\r\ncompiling gem5 since the inclusion of #1123. The error received is as\r\nfollows:\r\n\r\n```sh\r\nIn file included from src/arch/riscv/tlb.hh:42,\r\n from src/arch/riscv/mmu.hh:45,\r\n from build/ALL/arch/riscv/generated/exec-g.cc.inc:14,\r\n from build/ALL/arch/riscv/generated/generic_cpu_exec.cc:5:\r\nsrc/arch/riscv/utility.hh: In instantiation of ‘FloatType gem5::RiscvISA::ftype(IntType) [with FloatType = float8_t; IntType = unsigned char]’:\r\nbuild/ALL/arch/riscv/generated/exec-ns.cc.inc:38839:42: required from ‘gem5::Fault gem5::RiscvISAInst::Vfwcvt_xu_f_vMicro::execute(gem5::ExecContext*, gem5::trace::InstRecord*) const [with ElemType = float8_t; gem5::Fault = std::shared_ptr]’\r\nbuild/ALL/arch/riscv/generated/exec-ns.cc.inc:38856:16: required from here\r\nsrc/arch/riscv/utility.hh:327:15: error: parameter ‘a’ set but not used [-Werror=unused-but-set-parameter]\r\n ftype(IntType a) -> FloatType\r\n ~~~~~~~~^\r\nsrc/arch/riscv/utility.hh: In instantiation of ‘IntType gem5::RiscvISA::f_to_wui(FloatType, uint_fast8_t) [with FloatType = float8_t; IntType = short unsigned int; uint_fast8_t = unsigned char]’:\r\nbuild/ALL/arch/riscv/generated/exec-ns.cc.inc:38838:49: required from ‘gem5::Fault gem5::RiscvISAInst::Vfwcvt_xu_f_vMicro::execute(gem5::ExecContext*, gem5::trace::InstRecord*) const [with ElemType = float8_t; gem5::Fault = std::shared_ptr]’\r\nbuild/ALL/arch/riscv/generated/exec-ns.cc.inc:38856:16: required from here\r\nsrc/arch/riscv/utility.hh:570:20: error: parameter ‘a’ set but not used [-Werror=unused-but-set-parameter]\r\n f_to_wui(FloatType a, uint_fast8_t mode)\r\n```\r\n\r\nNote: This is currently causing our SST Daily tests to fail, and our\r\ncompiler tests to fail.","shortMessageHtmlLink":"misc: Remove gcc 8 support, gem5 support GCC >= v10 (#1145)"}},{"before":"688f8fb03b2bf62234611b0e5f36a02d8f268497","after":"33cebe9376132d2f80f39440ac01a31d0bb7a355","ref":"refs/heads/develop","pushedAt":"2024-05-21T17:55:03.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ivanaamit","name":"Ivana Mitrovic","path":"/ivanaamit","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/144054478?s=80&v=4"},"commit":{"message":"dev: add reset wrap mode to mouse.cc (#1149)\n\nThis change fixes #1148 \r\n\r\nI have only added an acknowledged return, as we dont ahve remote and\r\nwrap mode so it can only be in stream mode.\r\n\r\nChange-Id: I1882042d873ff0e9465c9491238554c8fbb9aa76","shortMessageHtmlLink":"dev: add reset wrap mode to mouse.cc (#1149)"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEWENYqQA","startCursor":null,"endCursor":null}},"title":"Activity · gem5/gem5"}