{"payload":{"header_redesign_enabled":false,"results":[{"id":"357009088","archived":false,"color":"#adb2cb","followers":14,"has_funding_file":false,"hl_name":"fsmiamoto/EasyFPGA-VGA","hl_trunc_description":"An example of VGA output using the RZ-EasyFPGA A2.2 board!","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":357009088,"name":"EasyFPGA-VGA","owner_id":20388082,"owner_login":"fsmiamoto","updated_at":"2021-11-08T16:09:04.381Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Afsmiamoto%252FEasyFPGA-VGA%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/fsmiamoto/EasyFPGA-VGA/star":{"post":"qC4vFasIfgVyfrfpzB5pfEvPm2DSPx5XUnDTQOCNBpAyn7g8zVrv50HWPRR2QWqbkqKNsewBaoT2K2z-sc2xXw"},"/fsmiamoto/EasyFPGA-VGA/unstar":{"post":"47qqqDSCZwFrhYa1PNQzLwBaWJmwGjF1FEiB8uHKrZeRKw1xr33GuAmzRKTgT9XbrvysfBjIARUGDHlxbXnJjg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Zr_2CYzv3btShje21XozymIvHd-l1BYMMNEGQ867fwn-TFRJYDBkQb25ajAqkZPE4u1q280iPHMgcyqY2uGnyw"}}},"title":"Repository search results"}