{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":167140400,"defaultBranch":"master","name":"riscv-dv","ownerLogin":"chipsalliance","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2019-01-23T07:47:20.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/46612642?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1667971781.1556458","currentOid":""},"activityList":{"items":[{"before":"f01f62867adaa23c24d84374b8183e7c92116958","after":"f0c570d11236f94f9c5449870223a5ac717cc580","ref":"refs/heads/master","pushedAt":"2023-10-27T13:29:36.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"kgugala","name":"Karol Gugala","path":"/kgugala","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3785621?s=80&v=4"},"commit":{"message":"Merge pull request #960 from cathales/fixes\n\nFix Ctrl-C processing & use as lib with recent python versions","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1933545650\" data-permission-text=\"Title is private\" data-url=\"https://github.com/chipsalliance/riscv-dv/issues/960\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/chipsalliance/riscv-dv/pull/960/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/pull/960\">#960</a> from cathales/fixes"}},{"before":"71666ebacd69266b1abb7cdbad5e1897ce5884e6","after":"f01f62867adaa23c24d84374b8183e7c92116958","ref":"refs/heads/master","pushedAt":"2023-10-09T12:28:10.000Z","pushType":"pr_merge","commitsCount":6,"pusher":{"login":"mkurc-ant","name":"Maciej Kurc","path":"/mkurc-ant","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/47315577?s=80&v=4"},"commit":{"message":"Merge pull request #959 from antmicro/renode-fixes\n\nISS usage fixes","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1932844449\" data-permission-text=\"Title is private\" data-url=\"https://github.com/chipsalliance/riscv-dv/issues/959\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/chipsalliance/riscv-dv/pull/959/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/pull/959\">#959</a> from antmicro/renode-fixes"}},{"before":"8e3a371fea89ffa187d73c4efe507f7cd0c3b0b6","after":"71666ebacd69266b1abb7cdbad5e1897ce5884e6","ref":"refs/heads/master","pushedAt":"2023-09-26T13:35:52.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"tmichalak","name":"Tomasz Michalak","path":"/tmichalak","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/38781500?s=80&v=4"},"commit":{"message":"Merge pull request #931 from antmicro/fix-rv32\n\nFix RV32 support","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1658591995\" data-permission-text=\"Title is private\" data-url=\"https://github.com/chipsalliance/riscv-dv/issues/931\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/chipsalliance/riscv-dv/pull/931/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/pull/931\">#931</a> from antmicro/fix-rv32"}},{"before":"b3a2d353ef7305e441b443274d7eb7c94840f8fa","after":"8e3a371fea89ffa187d73c4efe507f7cd0c3b0b6","ref":"refs/heads/master","pushedAt":"2023-09-26T13:16:58.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"tmichalak","name":"Tomasz Michalak","path":"/tmichalak","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/38781500?s=80&v=4"},"commit":{"message":"Merge pull request #956 from antmicro/ci-matrix\n\nExtend CI matrix","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1901271634\" data-permission-text=\"Title is private\" data-url=\"https://github.com/chipsalliance/riscv-dv/issues/956\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/chipsalliance/riscv-dv/pull/956/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/pull/956\">#956</a> from antmicro/ci-matrix"}},{"before":"6305041f18a8c8d666430999f2ce7d83459a0efb","after":"b3a2d353ef7305e441b443274d7eb7c94840f8fa","ref":"refs/heads/master","pushedAt":"2023-09-15T12:23:55.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"tmichalak","name":"Tomasz Michalak","path":"/tmichalak","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/38781500?s=80&v=4"},"commit":{"message":"Merge pull request #955 from antmicro/migrate-ci\n\nAdd pyflow test","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1894340646\" data-permission-text=\"Title is private\" data-url=\"https://github.com/chipsalliance/riscv-dv/issues/955\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/chipsalliance/riscv-dv/pull/955/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/pull/955\">#955</a> from antmicro/migrate-ci"}},{"before":"648900d581fba7c1274dc35d8ee7db07404aaec9","after":"6305041f18a8c8d666430999f2ce7d83459a0efb","ref":"refs/heads/master","pushedAt":"2023-09-07T12:16:45.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"tmichalak","name":"Tomasz Michalak","path":"/tmichalak","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/38781500?s=80&v=4"},"commit":{"message":"Merge pull request #948 from antmicro/ci-pr\n\nAllow the CI to run from any branch and any PR","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1885644204\" data-permission-text=\"Title is private\" data-url=\"https://github.com/chipsalliance/riscv-dv/issues/948\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/chipsalliance/riscv-dv/pull/948/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/pull/948\">#948</a> from antmicro/ci-pr"}},{"before":"08b12066b34c9728f706e45098ba502a36d7ca59","after":"648900d581fba7c1274dc35d8ee7db07404aaec9","ref":"refs/heads/master","pushedAt":"2023-07-18T13:39:16.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"kgugala","name":"Karol Gugala","path":"/kgugala","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3785621?s=80&v=4"},"commit":{"message":"Merge pull request #929 from marnovandermaas/fix_no_epmp_trap_handler\n\n[pmp] Remove MSECCFG reads from trap handler when Smepmp is disabled","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1644083384\" data-permission-text=\"Title is private\" data-url=\"https://github.com/chipsalliance/riscv-dv/issues/929\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/chipsalliance/riscv-dv/pull/929/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/pull/929\">#929</a> from marnovandermaas/fix_no_epmp_trap_handler"}},{"before":"7df6f99fafa4f3983d53123f734bb5b12e8e019e","after":"08b12066b34c9728f706e45098ba502a36d7ca59","ref":"refs/heads/master","pushedAt":"2023-05-31T14:23:14.812Z","pushType":"pr_merge","commitsCount":7,"pusher":{"login":"kgugala","name":"Karol Gugala","path":"/kgugala","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/3785621?s=80&v=4"},"commit":{"message":"Merge pull request #935 from antmicro/mczyz/renode\n\nPyFlow log trace to csv improvements and Renode ISS support","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1715675093\" data-permission-text=\"Title is private\" data-url=\"https://github.com/chipsalliance/riscv-dv/issues/935\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/chipsalliance/riscv-dv/pull/935/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/pull/935\">#935</a> from antmicro/mczyz/renode"}},{"before":"b032c397bc2fad23bd87ff2bacd6e2dc731fd318","after":"7df6f99fafa4f3983d53123f734bb5b12e8e019e","ref":"refs/heads/master","pushedAt":"2023-04-03T18:51:45.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"pradheepkaliraj","name":"Pradheep Kaliraj","path":"/pradheepkaliraj","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/41653565?s=80&v=4"},"commit":{"message":"Merge pull request #930 from davine47/fix-issue_846-issue_926\n\n[page table]Fix issue #926 issue #846, NEXT_LEVEL_PAGE entry's fields a,d,u should be 0\r\n\"For non-leaf PTEs, the D, A, and U bits are reserved for future standard use. \"","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1649198294\" data-permission-text=\"Title is private\" data-url=\"https://github.com/chipsalliance/riscv-dv/issues/930\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/chipsalliance/riscv-dv/pull/930/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/pull/930\">#930</a> from davine47/fix-issue_846-issue_926"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADoWQYlQA","startCursor":null,"endCursor":null}},"title":"Activity · chipsalliance/riscv-dv"}