-
Notifications
You must be signed in to change notification settings - Fork 0
/
final_project_test_bench.v
70 lines (60 loc) · 1.16 KB
/
final_project_test_bench.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 19:39:52 12/06/2016
// Design Name: FinalProject
// Module Name: /home/ajermaky/Development/Homework/ECE111/Project/final_project_test_bench.v
// Project Name: Project
// Target Device:
// Tool versions:
// Description:
//
// Verilog Test Fixture created by ISE for module: FinalProject
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
////////////////////////////////////////////////////////////////////////////////
module final_project_test_bench;
// Inputs
reg clk;
reg rst;
reg in;
reg [31:0] result;
reg ready;
reg done;
// Instantiate the Unit Under Test (UUT)
FinalProject uut (
.clk(clk),
.rst(rst),
.in(in),
.result(result),
.ready(ready),
.done(done)
);
initial begin
// Initialize Inputs
clk = 0;
rst = 0;
in = 0;
result = 0;
ready = 0;
done = 0;
// Wait 100 ns for global reset to finish
#100;
rst=1;
#100;
rst=0;
#100;
// Add stimulus here
end
always begin
#50;
clk=~clk;
end
endmodule