{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":27242935,"defaultBranch":"master","name":"dynamorio","ownerLogin":"DynamoRIO","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2014-11-27T22:08:34.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/9010155?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1717615167.0","currentOid":""},"activityList":{"items":[{"before":"67b063373f0cb310cb4de682cd1260134a3b68b9","after":null,"ref":"refs/heads/iX-gwpsan","pushedAt":"2024-06-05T19:19:27.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"}},{"before":"bb6b6ff4a3fdcaa87a7028ef6dccfb22ddd34560","after":"92f82004a8ad1b84920526962670f0450b7ada7e","ref":"refs/heads/master","pushedAt":"2024-06-05T19:19:26.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Add GWPSan to the external tool list (#6839)\n\nAdds the newly-open-sourced GWPSan to the list of external tools that\r\nleverage DynamoRIO.","shortMessageHtmlLink":"Add GWPSan to the external tool list (#6839)"}},{"before":null,"after":"67b063373f0cb310cb4de682cd1260134a3b68b9","ref":"refs/heads/iX-gwpsan","pushedAt":"2024-06-05T16:37:12.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Add GWPSan to the external tool list\n\nAdds the newly-open-sourced GPSan to the list of external tools that\nleverage DynamoRIO.","shortMessageHtmlLink":"Add GWPSan to the external tool list"}},{"before":"bb6b6ff4a3fdcaa87a7028ef6dccfb22ddd34560","after":"450f179806590b909c659441fcb81d4a0b918280","ref":"refs/heads/i2626-aarch64-mrs-rndr","pushedAt":"2024-06-05T15:07:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"i#2626 AArch64: Mark mrs rndr[rs] instructions as writing to NZCV\n\nThe instructions\n\nMRS , RNDR\nMRS , RNDRRS\n\nread a random number into the register Xt and set the value of NZCV to\nindicate whether the instruction was able to return a genuine random\nnumber.\n\nPreviously the codec did not set the correct eflags value to indicate\nthat this instruction writes to NZCV.\n\nAlso previously there wasn't an IR test for the MRS instructions so I\nhave added one and included a check for the eflags value in the test.\n\nAll the existing v8.0 IR tests in ir_aarch64.c which predates the\nTEST_LOOP* macros that we now use for instruction tests, and\nir_aarch64.c has its slightly different own version of the\ntest_instr_encoding() function so I couldn't include ir_aarch64.h in\nir_aarch64.c without updating the >1000 tests already there which use\nit. Instead I created a new file ir_aarch64_v80.c so that new v8.0\ninstruction tests can be created using the TEST_LOOP* macros without\ninterfering with existing tests.\n\nIssue: #2626","shortMessageHtmlLink":"i#2626 AArch64: Mark mrs rndr[rs] instructions as writing to NZCV"}},{"before":null,"after":"bb6b6ff4a3fdcaa87a7028ef6dccfb22ddd34560","ref":"refs/heads/i2626-aarch64-mrs-rndr","pushedAt":"2024-06-05T15:06:17.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"jackgallagher-arm","name":"Jack Gallagher","path":"/jackgallagher-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/120174315?s=80&v=4"},"commit":{"message":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum (#6835)\n\nRegisters like ID_AA64ISAR0_EL1 are readable at EL0 on Linux, but are\r\nnot included in the DR_REG enum as this only includes EL0 registers.\r\n\r\nThis means that MRS instructions that read these registers will not be\r\ndisassembled in the normal way in the DR log.\r\n\r\nIssue: #2626","shortMessageHtmlLink":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum (#6835)"}},{"before":"3cd5ccc98f705ba574491ca9ba2e9d0e8fd22cc8","after":"5ab55e938d4e0b8dc4b73da18cf3d32ffbab224f","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-05T02:52:42.000Z","pushType":"push","commitsCount":6,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i6662-sysfutex","shortMessageHtmlLink":"Merge branch 'master' into i6662-sysfutex"}},{"before":"0a3393db5c3c0f72784f9b78953762d83f096984","after":"3cd5ccc98f705ba574491ca9ba2e9d0e8fd22cc8","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-06-04T19:58:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Addressed PR feedback.","shortMessageHtmlLink":"Addressed PR feedback."}},{"before":"a929e2344aedb2ddf1ed7e81f24403a7f2022892","after":null,"ref":"refs/heads/i#2626-add_aarch64_attrib_registers","pushedAt":"2024-06-04T13:09:23.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"}},{"before":"51e439fe1e13e68c6ee6460a8166c773eabf405c","after":"bb6b6ff4a3fdcaa87a7028ef6dccfb22ddd34560","ref":"refs/heads/master","pushedAt":"2024-06-04T13:09:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum (#6835)\n\nRegisters like ID_AA64ISAR0_EL1 are readable at EL0 on Linux, but are\r\nnot included in the DR_REG enum as this only includes EL0 registers.\r\n\r\nThis means that MRS instructions that read these registers will not be\r\ndisassembled in the normal way in the DR log.\r\n\r\nIssue: #2626","shortMessageHtmlLink":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum (#6835)"}},{"before":"de19afa0d587e734a8f4fe4e5c159d544b18c6ab","after":"a929e2344aedb2ddf1ed7e81f24403a7f2022892","ref":"refs/heads/i#2626-add_aarch64_attrib_registers","pushedAt":"2024-06-04T09:11:29.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i#2626-add_aarch64_attrib_registers","shortMessageHtmlLink":"Merge branch 'master' into i#2626-add_aarch64_attrib_registers"}},{"before":"8419c47da160e85ba7b45ec5d05d73af9822e5dc","after":"51e439fe1e13e68c6ee6460a8166c773eabf405c","ref":"refs/heads/master","pushedAt":"2024-06-04T07:47:41.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"ksco","name":"Yang Liu","path":"/ksco","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/15257961?s=80&v=4"},"commit":{"message":"i#3544 RV64: Implements proc_has_feature() for vector extension (#6836)\n\nDetects RISC-V vector extension support using SIGILL in\r\nsignal_arch_init(). Manually tested on real hardware.\r\n\r\nIssue: #3544","shortMessageHtmlLink":"i#3544 RV64: Implements proc_has_feature() for vector extension (#6836)"}},{"before":null,"after":"de19afa0d587e734a8f4fe4e5c159d544b18c6ab","ref":"refs/heads/i#2626-add_aarch64_attrib_registers","pushedAt":"2024-06-03T11:29:21.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum\n\nRegisters like ID_AA64ISAR0_EL1 are readable at EL0 on Linux, but are\nnot included in the DR_REG enum as this only includes EL0 registers.\n\nThis means that MRS instructions that read these registers will not\nbe disassembled in the normal way in the DR log.\n\nIssue: #2626","shortMessageHtmlLink":"i#2626: Add AARCH64 Attribute registers to the DR_REG enum"}},{"before":"51ce23ce5ff557da9f02d926e6970a722a967b35","after":"8419c47da160e85ba7b45ec5d05d73af9822e5dc","ref":"refs/heads/master","pushedAt":"2024-05-31T17:58:46.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Support subclassing drmemtrace syscall_mix data (#6834)\n\nAdds a virtual destructor to the drmemtrace tool\r\nsyscall_mix_t::shard_data_t, to support subclassing that struct\r\nfor extended usage such as tracking callstacks for each syscall.","shortMessageHtmlLink":"Support subclassing drmemtrace syscall_mix data (#6834)"}},{"before":"a3395f26541e74968ccf73c15be8bb2195a9e602","after":null,"ref":"refs/heads/iX-syscall-mix-subclass","pushedAt":"2024-05-31T17:58:46.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"}},{"before":"9719f769c7faad54016fe0be4f5b2fe51cd9b67e","after":"a3395f26541e74968ccf73c15be8bb2195a9e602","ref":"refs/heads/iX-syscall-mix-subclass","pushedAt":"2024-05-31T16:55:13.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Merge branch 'master' into iX-syscall-mix-subclass","shortMessageHtmlLink":"Merge branch 'master' into iX-syscall-mix-subclass"}},{"before":"48731b693e01167b802340c8b5a6559c96528e99","after":null,"ref":"refs/heads/i6822-unscheduled-print","pushedAt":"2024-05-31T16:53:14.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"}},{"before":"8b21ad4a6495991e66253de06a14398277fcec1e","after":"51ce23ce5ff557da9f02d926e6970a722a967b35","ref":"refs/heads/master","pushedAt":"2024-05-31T16:53:13.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"i#6822 unscheduled: Add drmemtrace view support for new markers (#6833)\n\nAdds drmemtrace view tool support for the 3 new markers added in PR\r\n#6826.\r\n\r\nIssue: #6822","shortMessageHtmlLink":"i#6822 unscheduled: Add drmemtrace view support for new markers (#6833)"}},{"before":"61287bba3466b5c5436ebf450f0f44ae67ffd1e6","after":null,"ref":"refs/heads/i#5623-add_aarch64_83_84_features","pushedAt":"2024-05-31T09:24:20.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"}},{"before":"7673d429a9aa80c560a7c3656e00c4b6bc4d4f00","after":"8b21ad4a6495991e66253de06a14398277fcec1e","ref":"refs/heads/master","pushedAt":"2024-05-31T09:24:19.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"i#5623: Add AARCH64 v8.3 and v8.4 feature support bits (#6832)\n\nAllow the following AARCH64 v8.3 and v8.4 features to be identified:\r\nFEAT_SSBS\r\nFEAT_SSBS2\r\nFEAT_CONSTPACFIELD\r\nFEAT_DIT\r\nFEAT_LSE2\r\n\r\nIssue: #5623","shortMessageHtmlLink":"i#5623: Add AARCH64 v8.3 and v8.4 feature support bits (#6832)"}},{"before":null,"after":"9719f769c7faad54016fe0be4f5b2fe51cd9b67e","ref":"refs/heads/iX-syscall-mix-subclass","pushedAt":"2024-05-31T03:39:50.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Support subclassing drmemtrace syscall_mix data\n\nAdds a virtual destructor to the drmemtrace tool\nsyscall_mix_t::shard_data_t, to support subclassing that struct.","shortMessageHtmlLink":"Support subclassing drmemtrace syscall_mix data"}},{"before":null,"after":"48731b693e01167b802340c8b5a6559c96528e99","ref":"refs/heads/i6822-unscheduled-print","pushedAt":"2024-05-30T19:51:51.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"i#6822 unscheduled: Add drmemtrace view support for new markers\n\nAdds drmemtrace view tool support for the 3 new markers added\nin PR #6826.\n\nIssue: #6822","shortMessageHtmlLink":"i#6822 unscheduled: Add drmemtrace view support for new markers"}},{"before":"11dc03c0033e93fc2382208200796440ed400fb9","after":"61287bba3466b5c5436ebf450f0f44ae67ffd1e6","ref":"refs/heads/i#5623-add_aarch64_83_84_features","pushedAt":"2024-05-30T08:25:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"No need to keep outputting \"Processor features\"","shortMessageHtmlLink":"No need to keep outputting \"Processor features\""}},{"before":"0f7f9bbe9c1b3299b368ef283a94bb096bb89a31","after":"11dc03c0033e93fc2382208200796440ed400fb9","ref":"refs/heads/i#5623-add_aarch64_83_84_features","pushedAt":"2024-05-30T07:37:47.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i#5623-add_aarch64_83_84_features","shortMessageHtmlLink":"Merge branch 'master' into i#5623-add_aarch64_83_84_features"}},{"before":"b05c8cb74aeea133b545eb02d4e4b78eacd3a905","after":"0a3393db5c3c0f72784f9b78953762d83f096984","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-05-29T11:42:44.000Z","pushType":"push","commitsCount":8,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Merge branch 'master' into i6662-sysfutex","shortMessageHtmlLink":"Merge branch 'master' into i6662-sysfutex"}},{"before":"8451ddc97b2f168191951d1c66cab0a06ecd3d65","after":"b05c8cb74aeea133b545eb02d4e4b78eacd3a905","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-05-29T11:41:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Added func_marker_filter_t to release doc.","shortMessageHtmlLink":"Added func_marker_filter_t to release doc."}},{"before":"601cfa9d103eeba47be40f0248cd1e77536792cc","after":"8451ddc97b2f168191951d1c66cab0a06ecd3d65","ref":"refs/heads/i6662-sysfutex","pushedAt":"2024-05-29T11:10:40.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"edeiana","name":"Enrico Deiana","path":"/edeiana","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2626081?s=80&v=4"},"commit":{"message":"Added new func_marker_filter_t, now separate from\nencodings2regdeps_filter_t.","shortMessageHtmlLink":"Added new func_marker_filter_t, now separate from"}},{"before":null,"after":"0f7f9bbe9c1b3299b368ef283a94bb096bb89a31","ref":"refs/heads/i#5623-add_aarch64_83_84_features","pushedAt":"2024-05-29T08:36:15.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"philramsey-arm","name":"Phil Ramsey","path":"/philramsey-arm","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/91254770?s=80&v=4"},"commit":{"message":"i#5623: Add AARCH64 v8.3 and v8.4 feature support bits\n\nAllow the following AARCH64 v8.3 and v8.4 features to be identified:\nFEAT_SSBS\nFEAT_SSBS2\nFEAT_CONSTPACFIELD\nFEAT_DIT\nFEAT_LSE2\n\nIssue: #5623","shortMessageHtmlLink":"i#5623: Add AARCH64 v8.3 and v8.4 feature support bits"}},{"before":"0dfa7f06d22f6d2f31ec5192997fce4538f9ba43","after":"7673d429a9aa80c560a7c3656e00c4b6bc4d4f00","ref":"refs/heads/master","pushedAt":"2024-05-29T00:13:27.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"i#6822 unscheduled: Add unscheduled-input drmemtrace support (#6826)\n\nAugments the drmemtrace scheduler with a new notion of an \"unscheduled\"\r\ninput which, if it has no timeout, is not runnable indefinitely until\r\nanother input explicitly wakes it up.\r\n\r\nAdds 3 new markers:\r\n+ TRACE_MARKER_TYPE_SYSCALL_UNSCHEDULE, which makes the caller\r\n\"unscheduled\".\r\n+ TRACE_MARKER_TYPE_SYSCALL_SCHEDULE, which makes a target no longer\r\n\"unscheduled\".\r\n+ TRACE_MARKER_TYPE_SYSCALL_ARG_TIMEOUT which adds a timeout parameter\r\nto TRACE_MARKER_TYPE_SYSCALL_UNSCHEDULE and\r\nTRACE_MARKER_TYPE_DIRECT_THREAD_SWITCH\r\n\r\nAdds handling for the new marker types.\r\n\r\nChanges TRACE_MARKER_TYPE_DIRECT_THREAD_SWITCH to make the source input\r\nunscheduled, unless a timeout is passed which is honored (previously it\r\nwas ignored and the syscall latency was used as the block time if it was\r\nover the thresholds).\r\n\r\nAdds a fallback in case a state is reached with no schedulable inputs\r\nyet some number of unscheduled inputs who would otherwise hang forever.\r\n\r\nAdds unit tests.\r\n\r\nAlso tested on a large trace with many real-world cases of these direct\r\nswitches and unschedulable threads.\r\n\r\nIssue: #6822","shortMessageHtmlLink":"i#6822 unscheduled: Add unscheduled-input drmemtrace support (#6826)"}},{"before":"a2d4983939badc5b09f506600257b78d031bc0da","after":null,"ref":"refs/heads/i6822-unscheduled","pushedAt":"2024-05-29T00:13:27.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"}},{"before":"4764a6d545cc29ebc0d505f90ea5110fceb759e4","after":"a2d4983939badc5b09f506600257b78d031bc0da","ref":"refs/heads/i6822-unscheduled","pushedAt":"2024-05-28T22:38:56.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"derekbruening","name":"Derek Bruening","path":"/derekbruening","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/6509618?s=80&v=4"},"commit":{"message":"Merge branch 'master' of github.com:DynamoRIO/dynamorio into i6822-unscheduled","shortMessageHtmlLink":"Merge branch 'master' of github.com:DynamoRIO/dynamorio into i6822-un…"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEXXtFWAA","startCursor":null,"endCursor":null}},"title":"Activity · DynamoRIO/dynamorio"}